- 您现在的位置：买卖IC网 > PDF目录186919 > MT18LSDT1672AY-13EXX 16M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 PDF资料下载
参数资料
| 型号： | MT18LSDT1672AY-13EXX |
| 元件分类： | DRAM |
| 英文描述： | 16M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| 封装： | LEAD FREE, MO-161, DIMM-168 |
| 文件页数： | 11/25页 |
| 文件大小： | 553K |
| 代理商： | MT18LSDT1672AY-13EXX |
64MB x72, ECC, SR), 128MB (x72, ECC, DR)
168-PIN SDRAM UDIMM
09005aef807b3709
Micron Technology, Inc., reserves the right to change products or specifications without notice.
SD9_18C8_16x72AG.fm - Rev. E 6/04 EN
19
2004 Micron Technology, Inc.
SPD Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions (as
shown in Figure 7, Data Validity, and Figure 8, Defini-
SPD Start Condition
All commands are preceded by the start condition,
which is a HIGH-to-LOW transition of SDA when SCL
is HIGH. The SPD device continuously monitors the
SDA and SCL lines for the start condition and will not
respond to any command until this condition has been
met.
SPD Stop Condition
All communications are terminated by a stop condi-
tion, which is a LOW-to-HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
the SPD device into standby power mode.
SPD Acknowledge
Acknowledge is a software convention used to indi-
cate successful data transfers. The transmitting device,
either master or slave, will release the bus after trans-
mitting eight bits. During the ninth clock cycle, the
receiver will pull the SDA line LOW to acknowledge
that it received the eight bits of data (as shown in Fig-
The SPD device will always respond with an
acknowledge after recognition of a start condition and
its slave address. If both the device and a WRITE oper-
ation have been selected, the SPD device will respond
with an acknowledge after the receipt of each subse-
quent eight bit word. In the read mode the SPD device
will transmit eight bits of data, release the SDA line and
monitor the line for an acknowledge. If an acknowl-
edge is detected and no stop condition is generated by
the master, the slave will continue to transmit data. If
an acknowledge is not detected, the slave will termi-
nate further data transmissions and await the stop
condition to return to standby power mode.
Figure 7: Data Validity
Figure 8: Definition of Start and Stop
Figure 9: Acknowledge Response From Receiver
SCL
SDA
DATA STABLE
DATA
CHANGE
SCL
SDA
START
BIT
STOP
BIT
SCL from Master
Data Output
from Transmitter
Data Output
from Receiver
9
8
Acknowledge
相关PDF资料 |
PDF描述 |
|---|---|
| MT18VDDF12872HG-40BXX | 128M X 72 DDR DRAM MODULE, 0.7 ns, DMA200 |
| MT18VDDT12872Y-262XX | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| MT28C256532W18DFT-F606P85TBWT | SPECIALTY MEMORY CIRCUIT, PBGA88 |
| MT28C256564W18DBT-F706P70TBWT | SPECIALTY MEMORY CIRCUIT, PBGA88 |
| MT28C256564W18DFT-F605P85TTWT | SPECIALTY MEMORY CIRCUIT, PBGA88 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT18LSDT1672G-10EC2 | 制造商:Micron Technology Inc 功能描述:DRAM MOD SDRAM 1.125GBIT 168RDIMM - Trays |
| MT18LSDT1672G-133C2 | 制造商:Micron Technology Inc 功能描述:16M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| MT18LSDT1672G-13EG3 | 制造商:Micron Technology Inc 功能描述:DRAM MOD SDRAM 1.125GBIT 168RDIMM - Trays |
| MT18LSDT3272 | 制造商:Micron Technology Inc 功能描述:256MB 32MX72 SDRAM MODULE DIMM 3.3V REGISTERED - Trays |
| MT18LSDT3272AG-10EB1 | 制造商:Micron Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。