- 您现在的位置：买卖IC网 > PDF目录187166 > MT58L512L18FF-7.5IT 512K X 18 CACHE SRAM, 7.5 ns, PBGA165 PDF资料下载
参数资料
| 型号： | MT58L512L18FF-7.5IT |
| 元件分类： | SRAM |
| 英文描述： | 512K X 18 CACHE SRAM, 7.5 ns, PBGA165 |
| 封装： | 13 X 15 MM, FBGA-165 |
| 文件页数： | 11/27页 |
| 文件大小： | 417K |
| 代理商： | MT58L512L18FF-7.5IT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
19
8Mb: 512K x 18, 256K x 32/36 Flow-Through SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L512L18F_C.p65 – Rev. 2/02
2002, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
FLOW-THROUGH SYNCBURST SRAM
NOTE: 1. Test conditions as specified with the output loading shown in Figure 1 for 3.3V I/O (VDDQ = +3.3V +0.3V/-0.165V) and
Figure 3 for 2.5V I/O (VDDQ = +2.5V +0.4V/-0.125V for 2.5V I/O) unless otherwise noted.
2. Measured as HIGH above VIH and LOW below VIL.
3. This parameter is measured with the output loading shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
4. This parameter is sampled.
5. Transition is measured ±500mV from steady state voltage.
6. Refer to Technical Note TN-58-09, “Synchronous SRAM Bus Contention Design Considerations,” for a more thorough
discussion on these parameters.
7. OE# is a “Don’t Care” when a byte write enable is sampled LOW.
8. A READ cycle is defined by byte write enables all HIGH or ADSP# LOW for the required setup and hold times. A WRITE
cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times.
9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK
when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold
times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at
each rising edge of CLK when either ADSP# or ADSC# is LOW to remain enabled.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 1) (0°C
≤ T
A ≤ 70°C; VDD = +3.3V +0.3V/-0.165V unless otherwise noted)
-7.5
-8.5
-10
DESCRIPTION
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
UNITS
NOTES
Clock
Clock cycle time
tKC
8.8
10.0
15
ns
Clock frequency
fKF
113
100
66
MHz
Clock HIGH time
tKH
2.5
3.0
4.0
ns
2
Clock LOW time
tKL
2.5
3.0
4.0
ns
2
Output Times
Clock to output valid
tKQ
7.5
8.5
10.0
ns
Clock to output invalid
tKQX
1.5
3.0
ns
3
Clock to output in Low-Z
tKQLZ
1.5
3.0
ns
3, 4, 5, 6
Clock to output in High-Z
tKQHZ
4.2
5.0
ns
3, 4, 5, 6
OE# to output valid
tOEQ
4.2
5.0
ns
7
OE# to output in Low-Z
tOELZ
0
ns
3, 4, 5, 6
OE# to output in High-Z
tOEHZ
4.2
5.0
ns
3, 4, 5, 6
Setup Times
Address
tAS
1.5
1.8
2.0
ns
8, 9
Address status (ADSC#, ADSP#)
tADSS
1.5
1.8
2.0
ns
8, 9
Address advance (ADV#)
tAAS
1.5
1.8
2.0
ns
8, 9
Byte write enables
tWS
1.5
1.8
2.0
ns
8, 9
(BWa#-BWd#, GW#, BWE#)
Data-in
tDS
1.5
1.8
2.0
ns
8, 9
Chip enable (CE#)
tCES
1.5
1.8
2.0
ns
8, 9
Hold Times
Address
tAH
0.5
ns
8, 9
Address status (ADSC#, ADSP#)
tADSH
0.5
ns
8, 9
Address advance (ADV#)
tAAH
0.5
ns
8, 9
Byte write enables
tWH
0.5
ns
8, 9
(BWa#-BWd#, GW#, BWE#)
Data-in
tDH
0.5
ns
8, 9
Chip enable (CE#)
tCEH
0.5
ns
8, 9
相关PDF资料 |
PDF描述 |
|---|---|
| MT58LC32K36B3LG-10 | 32K X 36 STANDARD SRAM, 10 ns, PQFP100 |
| MT58LC64K18D8LG-15 | 64K X 18 STANDARD SRAM, 7 ns, PQFP100 |
| MT5C1001C-35LE/883C | 1M X 1 STANDARD SRAM, 35 ns, CDIP28 |
| MT5C1001F-55LE/883C | 1M X 1 STANDARD SRAM, 55 ns, CDFP32 |
| MT5C1005C-35/IT | STANDARD SRAM, CDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT58L512L18FF-8.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18FS-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
| MT58L512L18FS-10IT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Micron Technology Inc 功能描述: |
| MT58L512L18FS-8.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18FT-10 | 制造商:Cypress Semiconductor 功能描述:512KX18 SRAM PLASTIC TQFP 3.3V 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。