- 您现在的位置：买卖IC网 > PDF目录187166 > MT58L512L18FF-7.5IT 512K X 18 CACHE SRAM, 7.5 ns, PBGA165 PDF资料下载
参数资料
| 型号： | MT58L512L18FF-7.5IT |
| 元件分类： | SRAM |
| 英文描述： | 512K X 18 CACHE SRAM, 7.5 ns, PBGA165 |
| 封装： | 13 X 15 MM, FBGA-165 |
| 文件页数： | 6/27页 |
| 文件大小： | 417K |
| 代理商： | MT58L512L18FF-7.5IT |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
14
8Mb: 512K x 18, 256K x 32/36 Flow-Through SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L512L18F_C.p65 – Rev. 2/02
2002, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
FLOW-THROUGH SYNCBURST SRAM
TRUTH TABLE
OPERATION
ADDRESS CE# CE2# CE2
ZZ
ADSP# ADSC# ADV# WRITE# OE#
CLK
DQ
USED
Deselected Cycle, Power-Down
None
H
X
L
X
L
X
L-H
High-Z
Deselected Cycle, Power-Down
None
L
X
L
X
L-H
High-Z
Deselected Cycle, Power-Down
None
L
H
X
L
X
L-H
High-Z
Deselected Cycle, Power-Down
None
L
X
L
H
L
X
L-H
High-Z
Deselected Cycle, Power-Down
None
L
H
X
L
H
L
X
L-H
High-Z
SNOOZE MODE, Power-Down
None
X
H
XXXX
X
High-Z
READ Cycle, Begin Burst
External
L
H
L
X
L
L-H
Q
READ Cycle, Begin Burst
External
L
H
L
X
H
L-H
High-Z
WRITE Cycle, Begin Burst
External
L
H
L
H
L
X
L
X
L-H
D
READ Cycle, Begin Burst
External
L
H
L
H
L
X
H
L
L-H
Q
READ Cycle, Begin Burst
External
L
H
L
H
L
X
H
L-H
High-Z
READ Cycle, Continue Burst
Next
X
L
H
L
H
L
L-H
Q
READ Cycle, Continue Burst
Next
X
L
H
L
H
L-H
High-Z
READ Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L
L-H
Q
READ Cycle, Continue Burst
Next
H
X
L
X
H
L
H
L-H
High-Z
WRITE Cycle, Continue Burst
Next
X
L
H
L
X
L-H
D
WRITE Cycle, Continue Burst
Next
H
X
L
X
H
L
X
L-H
D
READ Cycle, Suspend Burst
Current
X
L
HHHH
L
L-H
Q
READ Cycle, Suspend Burst
Current
X
L
HHHH
H
L-H
High-Z
READ Cycle, Suspend Burst
Current
H
X
L
X
H
L
L-H
Q
READ Cycle, Suspend Burst
Current
H
X
L
X
H
L-H
High-Z
WRITE Cycle, Suspend Burst
Current
X
L
H
L
X
L-H
D
WRITE Cycle, Suspend Burst
Current
H
X
L
X
H
L
X
L-H
D
NOTE: 1. X means “Don’t Care.” # means active LOW. H means logic HIGH. L means logic LOW.
2. For WRITE#, L means any one or more byte write enable signals (BWa#, BWb#, BWc# or BWd#) and BWE# are LOW or
GW# is LOW. WRITE# = H for all BWx#, BWE#, GW# HIGH.
3. BWa# enables WRITEs to DQa pins, DQPa. BWb# enables WRITEs to DQbs and DQPb. BWc# enables WRITEs to DQcs and
DQPc. BWd# enables WRITEs to DQds and DQPd. DQPa and DQPb are only available on the x18 and x36 versions. DQPc
and DQPd are only available on the x36 version.
4. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held
HIGH throughout the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more
byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing
diagram for clarification.
相关PDF资料 |
PDF描述 |
|---|---|
| MT58LC32K36B3LG-10 | 32K X 36 STANDARD SRAM, 10 ns, PQFP100 |
| MT58LC64K18D8LG-15 | 64K X 18 STANDARD SRAM, 7 ns, PQFP100 |
| MT5C1001C-35LE/883C | 1M X 1 STANDARD SRAM, 35 ns, CDIP28 |
| MT5C1001F-55LE/883C | 1M X 1 STANDARD SRAM, 55 ns, CDFP32 |
| MT5C1005C-35/IT | STANDARD SRAM, CDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT58L512L18FF-8.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18FS-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
| MT58L512L18FS-10IT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Micron Technology Inc 功能描述: |
| MT58L512L18FS-8.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18FT-10 | 制造商:Cypress Semiconductor 功能描述:512KX18 SRAM PLASTIC TQFP 3.3V 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。