参数资料
| 型号： | NCP5218MNR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 23/31页 |
| 文件大小： | 0K |
| 描述： | IC DDR PWR CTLR 2IN2 NTBK 22-DFN |
| 产品变化通告： | Product Obsolescence 30/Sept/2009 |
| 标准包装： | 2,500 |
| 应用： | 控制器，DDR |
| 输入电压： | 4.5 V ~ 24 V |
| 输出数： | 2 |
| 输出电压： | 可调 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 22-VFDFN 裸露焊盘 |
| 供应商设备封装： | 22-DFN（6x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页
NCP5218
R3 VIN 1
R1
VRAMP
R3 +
Close loop system bandwidth can be calculated by:
BW + (eq. 28)
2 p L COUT
Since the ramp amplitude of the PWM modulator has a
voltage feedforward function, the ramp amplitude is a
By using the above equations and guidelines, the
compensation components values can be determined by the
equations below:
2 p BW VRAMP R1 L COUT (eq. 30)
VIN
C2 +
C1 +
* 1
function of V IN which can be determined by:
VRAMP + 1.25 V ) 0.045 (VIN ? 5.0 V) (eq. 29)
Below are some guidelines for setting the compensation
components:
1. Set a value for R 1 between 2.0 k W and 5.0 k W .
2. Set a target for the close loop bandwidth which
should be less than 50% and is typically 1/8 to
1/4 of the switching frequency.
R4 +
2 L COUT
R3
C2
R3 C2
ESR COUT
R1
p fSW L COUT * 1
(eq. 31)
(eq. 32)
(eq. 33)
3. Pick compensation DC gain (R 3 /R 1 ) for desired
close loop bandwidth.
C3 +
p
1
R4
fSW
(eq. 34)
4. Place 1st zero at half filter double pole.
5. Place 1st pole at ESR zero.
6. Place 2nd zero at filter double pole.
7. Place 2nd pole at half the switching frequency.
The modulator and filter gain, compensation gain, and
close loop gain asymptotic Bode plot can be drawn by the
calculated results to check the compensation gain and close
loop gain obtained. An example of asymptotic Bode plot is
shown in Figure 40.
The phase of the output filter can be calculated by:
(2 p f)
COUT ? 1
Phase(Filter) + ? tan ? 1(2 p f
ESR
COUT) ? tan ? 1
2 p f ESR ) DCR COUT
2 L
(eq. 35)
where the DCR of the inductor can be neglected if the DCR is small.
The phase of the Type III compensation network can be calculated by:
Phase(TypeIII) + ? 90 ° ) tan ? 1(2 p f R3
) tan ? 1(2 p f (R1 ) R4)
The close loop phase can be calculated by summing the
filter phase and compensation phase:
C2) ? tan ? 1 2 p f
C3) ? tan ? 1(2 p f
R3
R4
R2 +
C1 C2
C1 ) C2
C3)
0.8 R1
VOUT ? 0.8
(eq. 36)
(eq. 39)
Phase(CloseLoop) + Phase(Filter) ) Phase(TypeIII)
(eq. 37)
Then the close loop phase margin can be estimated by:
Phase(Margin) + Phase(CloseLoop) * ( * 180 ° )
(eq. 38)
It should be checked that closed loop gain has a 0 dB gain
crossing with ? 20 dB/decade slope and a phase margin of
45 ° or greater. The compensation components values may
require some adjustment to meet these requirements.
Besides, the compensation gain should be checked with the
error amplifier open loop gain to make sure that it is
bounded by the error amplifier open loop gain.
The poles and zeros locations and hence the
compensation network components values may need to be
further fine tuned after actual system testing and analysis.
Feedback Resistor Divider
The output voltage of the buck regulator can be adjusted
by the feedback resistor divider formed by R 1 and R 2 . Once
the value of R 1 is selected when determining the
compensation components, the value of R 2 can be obtained
by:
It is recommended to adjust the value of R 2 to fine ? tune
the output voltage when it is necessary. The value of R 1
should not be changed since the compensation DC gain and
the 2 nd zero break frequency of the compensation gain are
contributed by R 1 . If the value of R 1 is changed, the
compensation, the close loop bandwidth and phase margin,
and the system stability will be affected. Besides, it is
recommended to use resistors with at least 1% tolerance for
R 1 and R 2 .
Soft ? Start of Buck Regulator
A V DDQ soft ? start feature is incorporated in the device
to prevent surge current from power supply and output
voltage overshoot during power up. When VDDQEN,
VCCA, and VOCDDQ rise above their respective upper
threshold voltages, the external soft ? start capacitor C SS
will be charged up by a constant current source, I ss . When
the soft ? start voltage (Vcss) rises above the SS_EN voltage
( X 50 mV), the BGDDQ and TGDDQ will start switching
and V DDQ output will ramp up with VFBDDQ following
the soft ? start voltage. When the soft ? start voltage reaches
the SS_OK voltage ( X V REF + 50 mV), the soft ? start of
http://onsemi.com
23
相关PDF资料 |
PDF描述 |
|---|---|
| NCP5220MNR2G | IC CTLR PWM DUAL BUCK PWR 20-DFN |
| NCP5222MNR2G | IC CTLR BUCK 2CH 2PH 28QFN |
| NCP5252MNTXG | IC REG BUCK SYNC ADJ 2A 16QFN |
| NCP5314FTR2G | IC CTLR CPU 2/3/4 PHASE 32-LQFP |
| NCP5318FTR2G | IC CTLR CPU 2/3/4 PHASE 32-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP5220 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3−in−1 PWM Dual Buck and Linear Power Controller |
| NCP5220AMNR2 | 功能描述:DC/DC 开关控制器 3-in-1 PWM Dual Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5220AMNR2G | 功能描述:DC/DC 开关控制器 ANA DDR PWER CNTRLR RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5220MNR2 | 功能描述:DC/DC 开关控制器 3-in-1 PWM Dual Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5220MNR2G | 功能描述:DC/DC 开关控制器 3-in-1 PWM Dual Buck Linear DDR RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
发布紧急采购，3分钟左右您将得到回复。