参数资料
| 型号： | NCP5422ADR2 |
| 厂商： | ON Semiconductor |
| 文件页数： | 15/16页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM 16-SOIC |
| 产品变化通告： | Product Obsolescence 11/Feb/2009 |
| 标准包装： | 2,500 |
| PWM 型： | 电流/电压模式，V²? |
| 输出数： | 1 |
| 频率 - 最大： | 750kHz |
| 占空比： | 100% |
| 电源电压： | 10.8 V ~ 13.2 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
| 其它名称： | NCP5422ADR2OS |
NCP5422A
board will tend to reduce regulator di/dt effects on the circuit
board and input power supply. Placement of the power
component to minimize routing distance will also help to
reduce emissions.
LAYOUT GUIDELINES
When laying out the CPU buck regulator on a printed
circuit board, the following checklist should be used to
ensure proper operation of the NCP5422A.
1.?Rapid changes in voltage across parasitic capacitors
and abrupt changes in current in parasitic inductors
are major concerns for a good layout.
2.?Keep high currents out of sensitive ground
connections.
3.?Avoid ground loops as they pick up noise. Use star or
single point grounding.
4.?For high power buck regulators on double-sided
PCB's a single ground plane (usually the bottom) is
recommended.
5.?Even though double sided PCB's are usually
sufficient for a good layout, four-layer PCB's are the
optimum approach to reducing susceptibility to
noise. Use the two internal layers as the power and
GND planes, the top layer for power connections and
component vias, and the bottom layers for the noise
sensitive traces.
6.?Keep the inductor switching node small by placing
the output inductor, switching and synchronous FETs
close together.
7.?The MOSFET gate traces to the IC must be short,
straight, and wide as possible.
8.?Use fewer, but larger output capacitors, keep the
capacitors clustered, and use multiple layer traces
with heavy copper to keep the parasitic resistance
low.
9.?Place the switching MOSFET as close to the input
capacitors as possible.
10.?Place the output capacitors as close to the load as
possible.
11.?Place the COMP capacitor as close as possible to the
COMP pin.
12.?Connect the filter components of the following pins:
R OSC, V FB , V OUT , and COMP to the GND pin with a
single trace, and connect this local GND trace to the
output capacitor GND.
13.?Place the V CC bypass capacitors as close as possible
to the IC.
14.?Place the R OSC resistor as close as possible to the
R OSC pin.
15.?Include provisions for 100-100pF capacitor across
each resistor of the feedback network to improve
noise immunity and add COMP.
16.?Assign the output with lower duty cycle to channel 2,
which has better noise immunity.
http://onsemi.com
15
相关PDF资料 |
PDF描述 |
|---|---|
| NCP5424DR2G | IC REG CTRLR BUCK PWM 16-SOIC |
| NCP5425DB | IC REG CTRLR BUCK PWM VM 20TSSOP |
| NCP5501DT50RKG | IC REG LDO 5V .5A DPAK |
| NCP5666DS50R4G | IC REG LDO 5V 3A D2PAK-5 |
| NCP5667DS50R4G | IC REG LDO 5V 3A D2PAK-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP5422ADR2G | 功能描述:DC/DC 开关控制器 Dual Out-Of-Phase Synchronous Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5422EVB | 功能描述:电源管理IC开发工具 ANA SW REG EVAL BRD RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| NCP5423 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Out−of−Phase Synchronous Buck Controller with Current Limit |
| NCP5423DR2G | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Out−of−Phase Synchronous Buck Controller with Current Limit |
| NCP5424 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Synchronous Buck Controller with Input Current Sharing |
发布紧急采购，3分钟左右您将得到回复。