- 您现在的位置：买卖IC网 > PDF目录189449 > ORT82G51BM680-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1296 CLBS, 380000 GATES, PBGA680 PDF资料下载
参数资料
| 型号： | ORT82G51BM680-DB |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1296 CLBS, 380000 GATES, PBGA680 |
| 封装： | PLASTIC, FBGA-680 |
| 文件页数： | 17/109页 |
| 文件大小： | 1379K |
| 代理商： | ORT82G51BM680-DB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
Lattice Semiconductor
15
Data Sheet
April, 2002
8b/10b SERDES Backplane Interface FPSC
ORCA ORT82G5 1.0-1.25/2.0-2.5/3.125-3.5 Gbits/s
Backplane Transceiver Core Detailed
Description (continued)
Reset Operation
The SERDES block can be reset in one of three differ-
ent ways as follows: on power up, using the hardware
reset, or via the microprocessor interface. The power
up reset process begins when the power supply volt-
age ramps up to approximately 80% of the nominal
value of 1.5 V. Following this event, the device will be
ready for normal operation after 3 ms.
A hardware reset is initiated by making the
PASB_RESETN low for at least two microprocessor
clock cycles. The device will be ready for operation
3 ms after the low to high transition of the
PASB_RESETN. This reset function affects all SER-
DES channels and resets all microprocessor and inter-
nal registers and counters.
Using the software reset option, each channel can be
individually reset by setting SWRST (bit 2) to a logic 1
in the channel conguration register. The device will be
ready 3 ms after the SWRST bit is deasserted. Simi-
larly, all four channels per quad SERDES can be reset
by setting the global reset bit GSWRST. The device will
be ready for normal operation 3 ms after the GSWRST
bit is deasserted. Note that the software reset option
resets only SERDES internal registers and counters.
The microprocessor registers are not affected. It should
also be noted that the embedded block cannot be
accessed until after FPGA conguration is complete.
Start Up Sequence
The following sequence is required by the ORT82G5
device. For information required for simulation that may
be different than this sequence, see the ORT82G5
design kit.
1. Initiate a hardware reset by making
PASB_RESETN low. Keep this low during FPGA
conguration of the device. The device will be
ready for operation 3 ms after the low to high tran-
sition of PASB_RESETN.
2. Congure the following SERDES internal and
external registers. Note that after device initializa-
tion, all alarm and status bits should be read once
to clear them. A subsequent read will provide the
valid state. Set the following bits in register
30800:
— Bits LCKREFN_[AD:AA] to 1, which implies
lock to data.
— Bits ENBYSYNC_[AD:AA] to 1 which enables
dynamic alignment to comma.
Set the following bits in register 30801:
— Bits LOOPENB_[AD:AA] to 1 if high-speed
serial loopback is desired.
Set the following bits in register 30900:
— Bits LCKREFN_[BD:BA] to 1 which implies
lock to data.
— Bits ENBYSYNC_[BD:BA] to 1 which enables
dynamic alignment to comma.
Set the following bits in register 30901:
— Bits LOOPENB_[BD:BA] to 1 if high-speed
serial loopback is desired.
Set the following bits in registers 30002, 30012,
30022, 30032, 30102, 30112, 30122, 30132:
— TXHR set to 1 if TX half-rate is desired.
— 8B10BT set to 1
Set the following bits in registers 30003, 30013,
30023, 30033, 30103, 30113, 30123, 30133:
— RXHR Set to 1 if RX half-rate is desired.
— 8B10BR set to 1.
Assert GSWRST bit by writing two 1’s. Deassert
GSWRST bit by writing two 0’s.
Wait 3ms. If higher speed serial loopback has
been selected, the receive PLLs will use this time
to lock to the new serial data.
Monitor the following alarm bits in registers
30000, 30010, 30020, 30030, 30110, 30120,
30130:
— LKI-PLL lock indicator. 1 indicates that PLL
has achieved lock.
3. If 8b/10b mode is enabled, enable link synchroni-
zation by sending the following sequence three
times:
— K28.5 D21.4 D21.5 D21.5
相关PDF资料 |
PDF描述 |
|---|---|
| OSC-1B1FREQ | TCVCXO, CLIPPED SINE OUTPUT, 10 MHz - 50 MHz |
| OSC-3A110MHZ | TCVCXO, CLIPPED SINE OUTPUT, 10 MHz |
| OSC-3B219.68MHZ | TCVCXO, CLIPPED SINE OUTPUT, 19.68 MHz |
| OSC1213A | TCVCXO, SINE OUTPUT, 13 MHz |
| OSC1218D | TCVCXO, SINE OUTPUT, 12.8 MHz |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ORT82G5-1BM680I | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT82G5-1F680C | 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 3.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT82G5-1F680I | 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT82G5-1FN680C | 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 1.5V 3.7 G b Bpln Xcvr 643K Gt RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT82G5-1FN680C1 | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
发布紧急采购，3分钟左右您将得到回复。