参数资料
型号: P83C880
厂商: NXP SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(带DDC接口,同步监测和同步处理的监视器微控制器)
中文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP42
封装: 0.600 INCH, PLASTIC, SOT-270-1, SDIP-42
文件页数: 45/84页
文件大小: 420K
代理商: P83C880
1997 Dec 12
45
Philips Semiconductors
Product specification
Microcontrollers for monitors with DDC
interface, auto-sync detection and sync proc.
P83Cx80; P87C380
17.2
Host type detection
The detection procedure conforms to the sequences
proposed by “VESA Monitor Display Data Channel (DDC)
specification” The monitor needs to determine the type of
host system:
DDC1 or OLD type host
DDC2B host (host is master, monitor is always slave)
DDC2B+/DDC2AB (ACCESS.bus) host.
The sequence of detection is described in the flow chart
illustrated in Fig.24.
The monitor where P83C880 resides is always both DDC1
and DDC2 compatible with DDC2 having the higher
priority. The display (i.e. P83C880) shall start transmitting
DDC1 signals whenever it is switched on and VSYNC is
applied to it from the host for the first time. The display
shall switch to DDC2 within 3 system clocks as soon as it
sees a HIGH-to-LOW transition on the clock line (SCL),
indicating that there are both DDC2 devices connected to
the bus. Under that condition, the Mode flag M0 will be
changed from the default setting logic 0 to logic 1.
Accordingly, the interrupt will be invoked by setting flag
SWH_int (DDCCON.1) as HIGH (this flag must be cleared
by the interrupt service routine). This procedure will cause
a transmission error. However, both the display and the
host shall have error detection and a method to recover
from the temporary transmission errors.
Figure 24 illustrates the concept and interaction between
the monitor and the host. After power-on, the DDC1enable
bit (DDCCON.2) is set by software, setting the monitor as
a DDC1 device. Therefore, the Mode flag M0, is set as
logic 0. Following VSYNC as clock, the monitor (i.e.
P83C880) will transmit EDID data stream to the host.
However, if DDC2 clock (SCL clock) is present, the
monitor will be switched to DDC2B device with the Mode
flags setting as logic 1. Software will determine whether it
is a DDC2B, DDC2B+, or DDC2AB protocol.
相关PDF资料
PDF描述
P83C180 Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(带DDC接口,同步监测和同步处理的监视器微控制器)
P83C370AAR Microcontrollers for PAL/SECAM TV with OSD and VST(带 OSD和 VST的在PAL/SECAM TV中应用的微控制器)
P83C570AAR Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
P83C570 Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
P83C770AAR Microcontrollers for PAL/SECAM TV with OSD and VST(带 OSD和 VST的在PAL/SECAM TV中应用的微控制器)
相关代理商/技术参数
参数描述
P83CE528EBA 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
P83CE528EBB 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
P83CE528EFA 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
P83CE558 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller
P83CE558EBB/YYY 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller