- 您现在的位置：买卖IC网 > PDF目录369949 > PCF8890 240 + 1 outputs TFT LCD gate driver PDF资料下载
参数资料
| 型号： | PCF8890 |
| 英文描述： | 240 + 1 outputs TFT LCD gate driver |
| 中文描述： | 240 1输出TFT液晶栅极驱动器 |
| 文件页数： | 46/76页 |
| 文件大小： | 385K |
| 代理商： | PCF8890 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
2002 Aug 16
46
Philips Semiconductors
Preliminary specification
STN RGB - 384 output column driver
PCF8832
12 I
2
C-BUS INTERFACE
12.1
Characteristics of the I
2
C-bus (Hs-mode)
The I
2
C-bus Hs-mode is for bi-directional, two-line
communication between different ICs or modules with
speeds up to 3.4 MHz. The only difference between
Hs-mode slave devices and F/S-mode slave devices is the
speed at which they operate, therefore the buffers on the
SCL and SDA outputs have an open drain. This is the
same for I
2
C-bus master devices which have an
open-drain SDA output and a combination of open-drain
pull-down and current source pull-up circuits on the SCL
output. Only the current source of one master is enabled
at any one time, and only during Hs-mode. Both lines must
be connected to a positive supply via a pull-up resistor.
Data transfer may be initiated only when the bus is not
busy.
12.1.1
S
YSTEM CONFIGURATION
Definitions of terms used:
Transmitter: the device which sends the data to the bus
Receiver: the device which receives the data from the
bus
Master: the device which initiates a transfer, generates
clock signals and terminates a transfer
Slave: the device addressed by a master
Multi-master: more than one master can attempt to
control the bus at the same time without corrupting the
message
Arbitration: procedure to ensure that, if more than one
master simultaneously tries to control the bus, only one
is allowed to do so and the message is not corrupted
Synchronization: procedure to synchronize the clock
signals of two or more devices.
MGA807
SDA
SCL
MASTER
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
SLAVE
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
MASTER
TRANSMITTER/
RECEIVER
Fig.46 System configuration.
12.1.2
B
IT TRANSFER
One data bit is transferred during each clock pulse (see Fig.47). The data on the SDA line must remain stable during the
HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.
handbook, full pagewidth
MBC621
data line
stable;
data valid
change
of data
allowed
SDA
SCL
Fig.47 Bit transfer.
相关PDF资料 |
PDF描述 |
|---|---|
| PCF93C110 | 32-Bit Microcontroller |
| PCB93C110 | 32-Bit Microcontroller |
| PCG3N60C3W | TRANSISTOR | IGBT | N-CHAN | 600V V(BR)CES | CHIP |
| PCG4AX280MM | FUEHRUNGSSCHIENE LEITERPLATTE 280MM |
| PCH-1415FN | CLIP PIPE 15MM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P-CF8GB-266W-DVDC | 制造商:PNY Technologies 功能描述:OPTIMA PRO UDMA 8GB CF CARD - Bulk |
| P-CF8GB-266X-DVDC | 制造商:PNY Technologies 功能描述:OPTIMA PRO UDMA 8GB CF CARD - Bulk |
| PCF-A-03 | 制造商:Adam Technologies Inc 功能描述:03 Positions RECEPTACLE WITH BOARD HOOKS Top entry |
| PCFA-1GC02A-301N | 制造商:SMART Modular Technology Inc 功能描述:FLASH CARD WITH CONNECTOR - Trays |
| PCFA-1GC03AN-301 | 制造商:SMART Modular Technology Inc 功能描述:FLASH CARD WITH CONNECTOR - Trays |
发布紧急采购，3分钟左右您将得到回复。