参数资料
| 型号： | PCX7447AVGH1000NB |
| 厂商： | Atmel |
| 文件页数： | 39/52页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 1000MHZ 360CBGA |
| 标准包装： | 44 |
| 处理器类型： | PowerPC 32-位 RISC |
| 速度： | 1.0GHz |
| 电压： | 1.1V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 360-CBBGA 裸露焊盘 |
| 供应商设备封装： | 360-CBGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
44
0833E–HIREL–01/07
PC7447A
e2v semiconductors SAS 2007
12.7
JTAG Configuration Signals
Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the
IEEE 1149.1 specification but is provided on all processors that implement the PowerPC architecture.
While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals,
more reliable power-on reset performance will be obtained if the TRST signal is asserted during power-
on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP)
function, simply tying TRST to HRESET is not practical.
The COP function of these processors allows a remote computer system (typically a PC with dedicated
hardware and debugging software) to access and control the internal operations of the processor. The
COP interface connects primarily through the JTAG port of the processor, with some additional status
monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order
to fully control the processor. If the target system has independent reset sources, such as voltage moni-
tors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must
be merged into these signals with logic.
The arrangement shown in Figure 12-3 on page 45 allows the COP port to independently assert
HRESET or TRST, while ensuring that the target can drive HRESET as well. If the JTAG interface and
COP header will not be used, TRST should be tied to HRESET through a 0
. isolation resistor so that it
is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is
initialized during power-on. Although Freescale recommends that the COP header be designed into the
system as shown in Figure 12-3 on page 45, if this is not possible, the isolation resistor will allow future
access to TRST in the case where a JTAG interface may need to be wired onto the system in debug
situations.
The COP header shown in Figure 12-3 on page 45 adds many benefits: breakpoints, watchpoints, regis-
ter and memory examination/modification, and other standard debugger features are possible through
this interface, and can be as inexpensive as an unpopulated footprint for a header to be added when
needed.
The COP interface has a standard header for connection to the target system, based on the 0.025 inch
square-post, 0.100 inch centered header assembly (often called a Berg header). The connector typically
has pin 14 removed as a connector key.
There is no standardized way to number the COP header shown in Figure 12-3 on page 45; conse-
quently, many different pin numbers have been observed from emulator vendors. Some are numbered
top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number
the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement
recommended in Figure 12-3 on page 45 is common to all known emulators.
The QACK signal shown in Figure 12-3 on page 45 is usually connected to the PCI bridge chip in a sys-
tem and is an input to the PC7447A informing it that it can go into the quiescent state. Under normal
operation this occurs during a low-power mode selection. In order for COP to work, the PC7447A must
see this signal asserted (pulled down). While shown on the COP header, not all emulator products drive
this signal. If the product does not, a pull-down resistor can be populated to assert this signal. Addition-
ally, some emulator products implement open-drain type outputs and can only drive QACK asserted; for
these tools, a pull-up resistor can be implemented to ensure this signal is negated when it is not being
driven by the tool. Note that the pull-up and pull-down resistors on the QACK signal are mutually exclu-
sive and it is never necessary to populate both in a system. To preserve correct power-down operation,
QACK should be merged through logic so that it also can be driven by the PCI bridge.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70V07L55J8 | IC SRAM 256KBIT 55NS 68PLCC |
| IDT7007L55J8 | IC SRAM 256KBIT 55NS 68PLCC |
| ASC19DTEN | CONN EDGECARD 38POS .100 EYELET |
| ASC19DTEH | CONN EDGECARD 38POS .100 EYELET |
| AMC18DTEN | CONN EDGECARD 36POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCX7447AVGH1167NB | 功能描述:IC MPU 32BIT 1167MHZ 360CBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:60 系列:SCC 处理器类型:Z380 特点:全静电 Z380 CPU 速度:20MHz 电压:5V 安装类型:表面贴装 封装/外壳:144-LQFP 供应商设备封装:144-LQFP 包装:托盘 |
| PCX7448MGH1000NC | 制造商:e2v technologies 功能描述:MPU RISC 32BIT 0.09UM 1GHZ 1.5V/1.8V/2.5V 360HITCE CBGA - Trays |
| PCX7448MGH1250NC | 制造商:e2v technologies 功能描述:PCX7448MGH1250NC - Trays |
| PCX7448VGH1000NC | 制造商:e2v technologies 功能描述:PCX7448VGH1000NC - Trays |
| PCX7448VGH1250NC | 制造商:e2v technologies 功能描述:MPU RISC 32BIT 0.09UM 1.25GHZ 1.5V/1.8V/2.5V 360HITCE CBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。