参数资料
型号: PH28F128L18T85
厂商: INTEL CORP
元件分类: PROM
英文描述: StrataFlash Wireless Memory
中文描述: 8M X 16 FLASH 1.8V PROM, 85 ns, PBGA56
封装: 0.75 MM PITCH, LEAD FREE, VFBGA-56
文件页数: 42/106页
文件大小: 1272K
代理商: PH28F128L18T85
Intel StrataFlash Wireless Memory (L18)
April 2005
42
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
Datasheet
8.0
Power and Reset Specifications
8.1
Power Up and Down
Power supply sequencing is not required if VCC, VCCQ, and VPP are connected together; If
VCCQ and/or VPP are not connected to the VCC supply, then V
CC
should attain V
CCMIN
before
applying V
CCQ
and V
PP
. Device inputs should not be driven before supply voltage equals V
CCMIN
.
Power supply transitions should only occur when RST# is low. This protects the device from
accidental programming or erasure during power transitions.
8.2
Reset
Asserting RST# during a system reset is important with automated program/erase devices because
systems typically expect to read from flash memory when coming out of reset. If a CPU reset
occurs without a flash memory reset, proper CPU initialization may not occur. This is because the
flash memory may be providing status information, instead of array data as expected. Connect
RST# to the same active-low reset signal used for CPU initialization.
Also, because the device is disabled when RST# is asserted, it ignores its control inputs during
power-up/down. Invalid bus conditions are masked, providing a level of memory protection.
System designers should guard against spurious writes when V
CC
voltages are above V
LKO
.
Because both WE# and CE# must be asserted for a write operation, deasserting either signal
inhibits writes to the device.
The Command User Interface (CUI) architecture provides additional protection because alteration
of memory contents can only occur after successful completion of a two-step command sequence
(see
Section 9.2, “Device Commands” on page 47
).
Nbr.
P1
Symbol
t
PLPH
Parameter
Min
100
-
-
60
Max
-
25
25
-
Unit
ns
Notes
1,2,3,4
1,3,4,7
1,3,4,7
1,4,5,6
RST# pulse width low
RST# low to device reset during erase
RST# low to device reset during program
V
CC
Power valid to RST# deassertion (high)
P2
t
PLRH
μs
P3
t
VCCPH
Notes:
1.
2.
3.
4.
5.
6.
These specifications are valid for all device versions (packages and speeds).
The device may reset if t
PLPH
is < t
PLPH
min, but this is not guaranteed.
Not applicable if RST# is tied to Vcc.
Sampled, but not 100% tested.
If RST# is tied to the V
CC
supply, device will not be ready until t
VCCPH
after V
CC
V
CC
min.
If RST# is tied to any supply/signal with V
CCQ
voltage levels, the RST# input voltage must not exceed
V
CC
until V
CC
V
CC
(min).
Reset completes within t
PLPH
if RST# is asserted while no erase or program operation is executing.
7.
相关PDF资料
PDF描述
PH28F256L18B85 StrataFlash Wireless Memory
PH28F256L18T85 StrataFlash Wireless Memory
PH28F640L18B85 StrataFlash Wireless Memory
PH28F640L18T85 StrataFlash Wireless Memory
PH2907A PNP switching transistor
相关代理商/技术参数
参数描述
PH28F128W18BD60A 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel 1.8V 128Mbit 8M x 16bit 60ns 56-Pin VFBGA Tray
PH28F160C3BD70A 制造商:Micron Technology Inc 功能描述:MM#865392FLASH 28F160C3BD 70 VF-PBGA46 C
PH28F256L18B85 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory
PH28F256L18B85A 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S
PH28F256L18T85 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory