- 您现在的位置：买卖IC网 > PDF目录367933 > PH28F128L18T85 (INTEL CORP) StrataFlash Wireless Memory PDF资料下载
参数资料
| 型号： | PH28F128L18T85 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | StrataFlash Wireless Memory |
| 中文描述： | 8M X 16 FLASH 1.8V PROM, 85 ns, PBGA56 |
| 封装： | 0.75 MM PITCH, LEAD FREE, VFBGA-56 |
| 文件页数： | 59/106页 |
| 文件大小： | 1272K |
| 代理商： | PH28F128L18T85 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
59
Before issuing a new command, the Status Register contents should be examined and then cleared
using the Clear Status Register command. Any valid command can follow, when word
programming has completed.
11.1.1
Factory Word Programming
Factory word programming is similar to word programming in that it uses the same commands and
programming algorithms. However, factory word programming enhances the programming
performance with V
PP
= V
PPH
. This can enable faster programming times during OEM
manufacturing processes. Factory word programming is not intended for extended use. See
Section
5.2, “Operating Conditions” on page 25
for limitations when V
PP
= V
PPH
.
Note:
When V
PP
= V
PPL
, the device draws programming current from the V
CC
supply. If V
PP
is driven
by a logic signal, V
PPL
must remain above V
PPL
MIN to program the device. When V
PP
= V
PPH
,
the device draws programming current from the V
PP
supply.
Figure 27, “Example VPP Supply
Connections” on page 63
shows examples of device power supply configurations.
11.2
Buffered Programming
The device features a 32-word buffer to enable optimum programming performance. For Buffered
Programming, data is first written to an on-chip write buffer. Then the buffer data is programmed
into the flash memory array in buffer-size increments. This can improve system programming
performance significantly over non-buffered programming.
When the Buffered Programming Setup command is issued (see
Section 9.2, “Device Commands”
on page 47
), Status Register information is updated and reflects the availability of the write buffer.
SR[7] indicates buffer availability: if set, the buffer is available; if cleared, the write buffer is not
available. To retry, issue the Buffered Programming Setup command again, and re-check SR[7].
When SR[7] is set, the buffer is ready for loading. (see
Figure 41, “Buffer Program Flowchart” on
page 87
).
On the next write, a word count is written to the device at the buffer address. This tells the device
how many data words will be written to the buffer, up to the maximum size of the buffer.
On the next write, a device start address is given along with the first data to be written to the flash
memory array. Subsequent writes provide additional device addresses and data. All data addresses
must lie within the start address plus the word count. Optimum programming performance and
lower power usage are obtained by aligning the starting address at the beginning of a 32-word
boundary (A[4:0] = 0x00). Crossing a 32-word boundary during programming will double the total
programming time.
After the last data is written to the buffer, the Buffered Programming Confirm command must be
issued to the original block address. The WSM begins to program buffer contents to the flash
memory array. If a command other than the Buffered Programming Confirm command is written to
the device, a command sequence error occurs and Status Register bits SR[7,5,4] are set. If an error
occurs while writing to the array, the device stops programming, and Status Register bits SR[7,4]
are set, indicating a programming failure.
Reading from another partition is allowed while data is being programmed into the array from the
write buffer (see
Section 14.0, “Dual-Operation Considerations” on page 71
).
相关PDF资料 |
PDF描述 |
|---|---|
| PH28F256L18B85 | StrataFlash Wireless Memory |
| PH28F256L18T85 | StrataFlash Wireless Memory |
| PH28F640L18B85 | StrataFlash Wireless Memory |
| PH28F640L18T85 | StrataFlash Wireless Memory |
| PH2907A | PNP switching transistor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PH28F128W18BD60A | 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel 1.8V 128Mbit 8M x 16bit 60ns 56-Pin VFBGA Tray |
| PH28F160C3BD70A | 制造商:Micron Technology Inc 功能描述:MM#865392FLASH 28F160C3BD 70 VF-PBGA46 C |
| PH28F256L18B85 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| PH28F256L18B85A | 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S |
| PH28F256L18T85 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory |
发布紧急采购，3分钟左右您将得到回复。