- 您现在的位置：买卖IC网 > PDF目录367933 > PH28F128L18T85 (INTEL CORP) StrataFlash Wireless Memory PDF资料下载
参数资料
| 型号： | PH28F128L18T85 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | StrataFlash Wireless Memory |
| 中文描述： | 8M X 16 FLASH 1.8V PROM, 85 ns, PBGA56 |
| 封装： | 0.75 MM PITCH, LEAD FREE, VFBGA-56 |
| 文件页数： | 9/106页 |
| 文件大小： | 1272K |
| 代理商： | PH28F128L18T85 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
9
1.0
Introduction
This document provides information about the Intel StrataFlash
wireless memory device (L18).
This document describes the device features, operation, and specifications.
1.1
Nomenclature
1.8 V:
range of 1.7 V – 2.0 V (except where noted)
1.8 V Extended Range:
range of 1.35 V – 2.0 V
VPP = 9.0 V:
V
PP
voltage range of 8.5 V – 9.5 V
Block:
A group of bits, bytes or words within the flash memory array that erase simultaneously
when the Erase command is issued to the device. The Intel StrataFlash Wireless Memory (L18)
has two block sizes: 16-Kword, and 64-Kword.
Main block:
An array block that is usually used to store code and/or data. Main blocks are larger
than parameter blocks.
Parameter block:
An array block that is usually used to store frequently changing data or small
system parameters that traditionally would be stored in EEPROM.
Top parameter device:
Previously referred to as a top-boot device, a device with its parameter
partition located at the highest physical address of its memory map. Parameter blocks within a
parameter partition are located at the highest physical address of the parameter partition.
Bottom parameter device:
Previously referred to as a bottom-boot device, a device with its
parameter partition located at the lowest physical address of its memory map. Parameter blocks
within a parameter partition are located at the lowest physical address of the parameter partition.
Partition:
A group of blocks that share common program/erase circuitry. Blocks within a partition
also share a common status register. If any block within a partition is being programmed or erased,
only status register data (rather than array data) is available when any address within that partition
is read.
Main partition:
A partition containing only main blocks.
Parameter partition:
A partition containing parameter blocks and main blocks.
1.2
Acronyms
CUI:
Command User Interface
MLC:
Multi-Level Cell
OTP:
One-Time Programmable
PLR:
Protection Lock Register
PR:
Protection Register
相关PDF资料 |
PDF描述 |
|---|---|
| PH28F256L18B85 | StrataFlash Wireless Memory |
| PH28F256L18T85 | StrataFlash Wireless Memory |
| PH28F640L18B85 | StrataFlash Wireless Memory |
| PH28F640L18T85 | StrataFlash Wireless Memory |
| PH2907A | PNP switching transistor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PH28F128W18BD60A | 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel 1.8V 128Mbit 8M x 16bit 60ns 56-Pin VFBGA Tray |
| PH28F160C3BD70A | 制造商:Micron Technology Inc 功能描述:MM#865392FLASH 28F160C3BD 70 VF-PBGA46 C |
| PH28F256L18B85 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| PH28F256L18B85A | 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S |
| PH28F256L18T85 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:StrataFlash Wireless Memory |
发布紧急采购，3分钟左右您将得到回复。