参数资料
型号: PIC18F252-E/SO
厂商: Microchip Technology
文件页数: 105/134页
文件大小: 0K
描述: IC MCU CMOS 40MHZ 16K FLSH28SOIC
产品培训模块: Asynchronous Stimulus
标准包装: 27
系列: PIC® 18F
核心处理器: PIC
芯体尺寸: 8-位
速度: 40MHz
连通性: I²C,SPI,UART/USART
外围设备: 欠压检测/复位,LVD,POR,PWM,WDT
输入/输出数: 23
程序存储器容量: 32KB(16K x 16)
程序存储器类型: 闪存
EEPROM 大小: 256 x 8
RAM 容量: 1.5K x 8
电压 - 电源 (Vcc/Vdd): 4.2 V ~ 5.5 V
数据转换器: A/D 5x10b
振荡器型: 外部
工作温度: -40°C ~ 125°C
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
包装: 管件
PIC16C9XX
DS30444E - page 72
1997 Microchip Technology Inc.
11.2.4
MULTI-MASTER
The I2C protocol allows a system to have more than
one master. This is called multi-master. When two or
more masters try to transfer data at the same time, arbi-
tration and synchronization occur.
11.2.4.1
ARBITRATION
Arbitration takes place on the SDA line, while the SCL
line is high. The master which transmits a high when the
other
master
transmits
a
low
loses
arbitration
(Figure 11-16), and turns off its data output stage. A
master which lost arbitration can generate clock pulses
until the end of the data byte where it lost arbitration.
When the master devices are addressing the same
device, arbitration continues into the data.
FIGURE 11-16: MULTI-MASTER
ARBITRATION
(TWO MASTERS)
Masters that also incorporate the slave function, and
have lost arbitration must immediately switch over to
slave-receiver mode. This is because the winning mas-
ter-transmitter may be addressing it.
Arbitration is not allowed between:
A repeated START condition
A STOP condition and a data bit
A repeated START condition and a STOP condi-
tion
Care needs to be taken to ensure that these conditions
do not occur.
transmitter 1 loses arbitration
DATA 1 SDA
DATA 1
DATA 2
SDA
SCL
11.2.4.2 Clock Synchronization
Clock synchronization occurs after the devices have
started
arbitration. This
is
performed
using
a
wired-AND connection to the SCL line. A high to low
transition on the SCL line causes the concerned
devices to start counting off their low period. Once a
device clock has gone low, it will hold the SCL line low
until its SCL high state is reached. The low to high tran-
sition of this clock may not change the state of the SCL
line, if another device clock is still within its low period.
The SCL line is held low by the device with the longest
low period. Devices with shorter low periods enter a
high wait-state, until the SCL line comes high. When the
SCL line comes high, all devices start counting off their
high periods. The rst device to complete its high period
will pull the SCL line low. The SCL line high time is
determined by the device with the shortest high period,
FIGURE 11-17: CLOCK SYNCHRONIZATION
CLK
1
CLK
2
SCL
wait
state
start counting
HIGH period
counter
reset
相关PDF资料
PDF描述
VE-24J-IY-S CONVERTER MOD DC/DC 36V 50W
PIC18F4320T-I/PT IC MCU FLASH 4KX16 EEPROM 44TQFP
DSPIC33FJ64MC710A-E/PT IC DSPIC MCU/DSP 64K 100-TQFP
PIC16F876-10E/SP IC MCU FLASH 8KX14 EE 28DIP
PIC16F876-10E/SO IC MCU FLASH 8KX14 EE 28SOIC
相关代理商/技术参数
参数描述
PIC18F252-I/SO 功能描述:8位微控制器 -MCU 32KB 1536 RAM 23 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F252-I/SO 制造商:Microchip Technology Inc 功能描述:8BIT FLASH MCU SMD 18F252 SOIC28
PIC18F252-I/SOG 功能描述:8位微控制器 -MCU 32KB 1536 RAM 23I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F252-I/SP 功能描述:8位微控制器 -MCU 32KB 1536 RAM 23I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F252-I/SP 制造商:Microchip Technology Inc 功能描述:IC 8BIT FLASH MCU 18F252 SDIL28