参数资料
型号: PIC18F252-E/SO
厂商: Microchip Technology
文件页数: 57/134页
文件大小: 0K
描述: IC MCU CMOS 40MHZ 16K FLSH28SOIC
产品培训模块: Asynchronous Stimulus
标准包装: 27
系列: PIC® 18F
核心处理器: PIC
芯体尺寸: 8-位
速度: 40MHz
连通性: I²C,SPI,UART/USART
外围设备: 欠压检测/复位,LVD,POR,PWM,WDT
输入/输出数: 23
程序存储器容量: 32KB(16K x 16)
程序存储器类型: 闪存
EEPROM 大小: 256 x 8
RAM 容量: 1.5K x 8
电压 - 电源 (Vcc/Vdd): 4.2 V ~ 5.5 V
数据转换器: A/D 5x10b
振荡器型: 外部
工作温度: -40°C ~ 125°C
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
包装: 管件
Micrel, Inc.
KSZ8864RMN
April 2012
29
M9999-043012-1.5
The KSZ8864RMN will not forward the following packets:
1. Error Packets.
These include framing errors, Frame Check Sequence (FCS) errors, alignment errors, and illegal size packet errors.
2. IEEE802.3x PAUSE Frames.
KSZ8864RMN intercepts these packets and performs full duplex flow control accordingly.
3. "Local" Packets.
Based on destination address (DA) lookup, if the destination port from the lookup table matches the port from which
the packet originated, the packet is defined as "local."
Half-Duplex Back Pressure
The KSZ8864RMN also provides a half-duplex back pressure option (note: this is not listed in IEEE 802.3 standards). The
activation and deactivation conditions are the same as the ones given for full-duplex mode. If back pressure is required,
the KSZ8864RMN sends preambles to defer the other station's transmission (carrier sense deference). To avoid jabber
and excessive deference as defined in IEEE 802.3 standard, after a certain period of time, the KSZ8864RMN
discontinues carrier sense but raises it quickly after it drops packets to inhibit other transmissions. This short silent time
(no carrier sense) is to prevent other stations from sending out packets and keeps other stations in a carrier sense
deferred state. If the port has packets to send during a back pressure situation, the carrier-sense-type back pressure is
interrupted and those packets are transmitted instead. If there are no more packets to send, carrier-sense-type back
pressure becomes active again until switch resources are free. If a collision occurs, the binary exponential backoff
algorithm is skipped and carrier sense is generated immediately, reducing the chance of further colliding and maintaining
carrier sense to prevent reception of packets.To ensure no packet loss in 10BASE-T or 100BASE-TX half-duplex modes,
the user must enable the following:
Aggressive backoff (Register 3, bit 0)
No excessive collision drop (Register 4, bit 3)
Back pressure (Register 4, bit 5)
These bits are not set as the default because this is not the IEEE standard.
Broadcast Storm Protection
The KSZ8864RMN has an intelligent option to protect the switch system from receiving too many broadcast packets.
Broadcast packets are normally forwarded to all ports except the source port and thus use too many switch resources
(bandwidth and available space in transmit queues). The KSZ8864RMN has the option to include “multicast packets” for
storm control. The broadcast storm rate parameters are programmed globally and can be enabled or disabled on a per
port basis. The rate is based on a 50ms (0.05s) interval for 100BT and a 500ms (0.5s) interval for 10BT. At the beginning
of each interval, the counter is cleared to zeroand the rate limit mechanism starts to count the number of bytes during the
interval. The rate definition is described in Registers 6 and 7. The default setting for Registers 6 and 7 is 0x4A (74
decimal). This is equal to a rate of 1%, calculated as follows:
148,800 frames/sec X 50ms (0.05s)/interval X 1% = 74 frames/interval (approx.) = 0x4A.
MII Interface Operation
The media independent interface (MII) is specified by the IEEE 802.3 committee and provides a common interface
between physical layer and MAC layer devices. The KSZ8864RMN provides two MAC layer interfaces for MAC 3 and
MAC 4. Each of these MII/RMII interfaces contains two distinct groups of signals, one for transmission and the other for
receiving.
Switch MAC3/MAC4 SW3/SW4-MII Interface
Table 3 shows two connection manners,
1. The first is an external MAC connects to SW3/SW4-MII PHY mode.
2. The second is an external PHY connects to SW3/SW4-MII MAC mode.
相关PDF资料
PDF描述
VE-24J-IY-S CONVERTER MOD DC/DC 36V 50W
PIC18F4320T-I/PT IC MCU FLASH 4KX16 EEPROM 44TQFP
DSPIC33FJ64MC710A-E/PT IC DSPIC MCU/DSP 64K 100-TQFP
PIC16F876-10E/SP IC MCU FLASH 8KX14 EE 28DIP
PIC16F876-10E/SO IC MCU FLASH 8KX14 EE 28SOIC
相关代理商/技术参数
参数描述
PIC18F252-I/SO 功能描述:8位微控制器 -MCU 32KB 1536 RAM 23 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F252-I/SO 制造商:Microchip Technology Inc 功能描述:8BIT FLASH MCU SMD 18F252 SOIC28
PIC18F252-I/SOG 功能描述:8位微控制器 -MCU 32KB 1536 RAM 23I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F252-I/SP 功能描述:8位微控制器 -MCU 32KB 1536 RAM 23I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F252-I/SP 制造商:Microchip Technology Inc 功能描述:IC 8BIT FLASH MCU 18F252 SDIL28