参数资料
型号: RK80532PG072512
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2800 MHz, MICROPROCESSOR, PGA478
封装: FLIP CHIP, MICRO, PGA-478
文件页数: 10/79页
文件大小: 2634K
代理商: RK80532PG072512
18
Intel Pentium 4 Processor on 90 nm Process Datasheet
Electrical Specifications
2.5
FSB Signal Groups
The FSB signals have been combined into groups by buffer type. GTL+ input signals have
differential input buffers that use GTLREF as a reference level. In this document, the term "GTL+
Input" refers to the GTL+ input group as well as the GTL+ I/O group when receiving. Similarly,
"GTL+ Output" refers to the GTL+ output group as well as the GTL+ I/O group when driving.
With the implementation of a source synchronous data bus comes the need to specify two sets of
timing parameters. One set is for common clock signals that are dependent on the rising edge of
BCLK0 (ADS#, HIT#, HITM#, etc.) and the second set is for the source synchronous signals that
are relative to their respective strobe lines (data and address) as well as the rising edge of BCLK0.
Asychronous signals are still present (A20M#, IGNNE#, etc.) and can become active at any time
during the clock cycle. Table 4 identifies which signals are common clock, source synchronous,
and asynchronous.
Table 4. FSB Pin Groups
Signal Group
Type
Signals1
NOTES:
1.
Refer to Section 4.2 for signal descriptions.
GTL+ Common Clock
Input
Synchronous to
BCLK[1:0]
BPRI#, DEFER#, RESET#, RS[2:0]#, RSP#, TRDY#
GTL+ Common Clock I/O
Synchronous to
BCLK[1:0]
AP[1:0]#, ADS#, BINIT#, BNR#, BPM[5:0]#, BR0#, DBSY#,
DP[3:0]#, DRDY#, HIT#, HITM#, LOCK#, MCERR#
GTL+ Source
Synchronous I/O
Synchronous to
associated strobe
Signals
Associated Strobe
REQ[4:0]#, A[16:3]#2
ADSTB0#
A[35:17]#2
ADSTB1#
D[15:0]#, DBI0#
DSTBP0#, DSTBN0#
D[31:16]#, DBI1#
DSTBP1#, DSTBN1#
D[47:32]#, DBI2#
DSTBP2#, DSTBN2#
D[63:48]#, DBI3#
DSTBP3#, DSTBN3#
2.
The value of these pins during the active-to-inactive edge of RESET# defines the processor configuration
options. See Section 6.1 for details.
GTL+ Strobes
Synchronous to
BCLK[1:0]
ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#
Asynchronous GTL+
Input
A20M#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, SMI#,
SLP#, STPCLK#
Asynchronous GTL+
Output
FERR#/PBE#, IERR#, THERMTRIP#
Asynchronous GTL+
Input/Output
PROCHOT#
TAP Input
Synchronous to TCK TCK, TDI, TMS, TRST#
TAP Output
Synchronous to TCK TDO
FSB Clock
Clock
BCLK[1:0], ITP_CLK[1:0]3
3.
In processor systems where there is no debug port implemented on the system board, these signals are used
to support a debug port interposer. In systems with the debug port implemented on the system board, these
signals are no connects.
Power/Other
VCC, VCCA, VCCIOPLL, VID[5:0], VSS, VSSA,
GTLREF[3:0], COMP[1:0], RESERVED, TESTHI[12:0],
THERMDA, THERMDC, VCC_SENSE, VSS_SENSE,
VCCVID, VCCVIDLB, BSEL[1:0], SKTOCC#, DBR#3,
VIDPWRGD, BOOTSELECT, OPTIMIZED/COMPAT#,
PWRGOOD
相关PDF资料
PDF描述
RK80532RC049128 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
RK80532RC056128 2400 MHz, MICROPROCESSOR, CPGA478
RK80546KG0882MM 64-BIT, 3200 MHz, MICROPROCESSOR, CPGA604
RK80546KG1042MM 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604
RK80546KG0802MM 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604
相关代理商/技术参数
参数描述
RK80532PG072512S L6WJ 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? 4 Processor 64-Bit 0.13um 2.8GHz 478-Pin FCPGA2
RK80532PG080512 制造商:Intel 功能描述:P4 3.0GHZ 800MHZ FSB - Trays
RK80532PG080512SL6WK 制造商:Intel 功能描述:MPU Pentium? 4 Processor NetBurst 64-Bit 0.13um 3GHz 478-Pin FCPGA2
RK80532PG0882M 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.2GHZ 478-P - Trays
RK80532PG096512 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.4GHZ - Trays