参数资料
型号: RK80532PG072512
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2800 MHz, MICROPROCESSOR, PGA478
封装: FLIP CHIP, MICRO, PGA-478
文件页数: 9/79页
文件大小: 2634K
代理商: RK80532PG072512
Intel Pentium 4 Processor on 90 nm Process Datasheet
17
Electrical Specifications
2.4
Reserved, Unused, and TESTHI Pins
All RESERVED pins must remain unconnected. Connection of these pins to VCC, VSS, or to any
other signal (including each other) can result in component malfunction or incompatibility with
future processors. See Chapter 4 for a pin listing of the processor and the location of all
RESERVED pins.
For reliable operation, always connect unused inputs or bidirectional signals to an appropriate
signal level. In a system level design, on-die termination has been included on the processor to
allow signals to be terminated within the processor silicon. Most unused GTL+ inputs should be
left as no connects since GTL+ termination is provided on the processor silicon. However, see
Table 5 for details on GTL+ signals that do not include on-die termination. Unused active high
inputs should be connected through a resistor to ground (VSS). Unused outputs can be left
unconnected; however, this may interfere with some test access port (TAP) functions, complicate
debug probing, and prevent boundary scan testing. A resistor must be used when tying
bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will
also allow for system testability. For unused GTL+ input or I/O signals, use pull-up resistors of the
same value as the on-die termination resistors (RTT).
TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die
termination. Inputs and used outputs must be terminated on the system board. Unused outputs may
be terminated on the system board or left unconnected. Note that leaving unused outputs
unterminated may interfere with some TAP functions, complicate debug probing, and prevent
boundary scan testing. Signal termination for these signal types is discussed in the appropriate
platform design guide.
The TESTHI pins must be tied to the processor VCC using a matched resistor, where a matched
resistor has a resistance value within ±20% of the impedance of the board transmission line traces.
For example, if the trace impedance is 60
, then a value between 48 and 72 is required.
The TESTHI pins may use individual pull-up resistors or be grouped together as detailed below. A
matched resistor must be used for each group:
TESTHI[1:0]
TESTHI[7:2]
TESTHI8 – cannot be grouped with other TESTHI signals
TESTHI9 – cannot be grouped with other TESTHI signals
TESTHI10 – cannot be grouped with other TESTHI signals
TESTHI11 – cannot be grouped with other TESTHI signals
TESTHI12 – cannot be grouped with other TESTHI signals
相关PDF资料
PDF描述
RK80532RC049128 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
RK80532RC056128 2400 MHz, MICROPROCESSOR, CPGA478
RK80546KG0882MM 64-BIT, 3200 MHz, MICROPROCESSOR, CPGA604
RK80546KG1042MM 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604
RK80546KG0802MM 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604
相关代理商/技术参数
参数描述
RK80532PG072512S L6WJ 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? 4 Processor 64-Bit 0.13um 2.8GHz 478-Pin FCPGA2
RK80532PG080512 制造商:Intel 功能描述:P4 3.0GHZ 800MHZ FSB - Trays
RK80532PG080512SL6WK 制造商:Intel 功能描述:MPU Pentium? 4 Processor NetBurst 64-Bit 0.13um 3GHz 478-Pin FCPGA2
RK80532PG0882M 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.2GHZ 478-P - Trays
RK80532PG096512 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.4GHZ - Trays