参数资料
型号: RK80532PG072512
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2800 MHz, MICROPROCESSOR, PGA478
封装: FLIP CHIP, MICRO, PGA-478
文件页数: 50/79页
文件大小: 2634K
代理商: RK80532PG072512
54
Intel Pentium 4 Processor on 90 nm Process Datasheet
Pin List and Signal Description
D[63:0]#
Input/
Output
D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path
between the processor FSB agents, and must connect the appropriate pins on
all such agents. The data driver asserts DRDY# to indicate a valid data transfer.
D[63:0]# are quad-pumped signals and will thus be driven four times in a
common clock period. D[63:0]# are latched from the falling edge of both
DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond to a
pair of one DSTBP# and one DSTBN#. The following table shows the grouping
of data signals to data strobes and DBI#.
Furthermore, the DBI# pins determine the polarity of the data signals. Each
group of 16 data signals corresponds to one DBI# signal. When the DBI# signal
is active, the corresponding data group is inverted and therefore sampled active
high.
DBI[3:0]#
Input/
Output
DBI[3:0]# (Data Bus Inversion) are source synchronous and indicate the polarity
of the D[63:0]# signals.The DBI[3:0]# signals are activated when the data on the
data bus is inverted. If more than half the data bits, within a 16-bit group, would
have been asserted electrically low, the bus agent may invert the data bus
signals for that particular sub-phase for that 16-bit group.
DBR#
Output
DBR# (Debug Reset) is used only in processor systems where no debug port is
implemented on the system board. DBR# is used by a debug port interposer so
that an in-target probe can drive system reset. If a debug port is implemented in
the system, DBR# is a no connect in the system. DBR# is not a processor signal.
DBSY#
Input/
Output
DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on
the processor FSB to indicate that the data bus is in use. The data bus is
released after DBSY# is de-asserted. This signal must connect the appropriate
pins on all processor FSB agents.
DEFER#
Input
DEFER# is asserted by an agent to indicate that a transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the
responsibility of the addressed memory or input/output agent. This signal must
connect the appropriate pins of all processor FSB agents.
DP[3:0]#
Input/
Output
DP[3:0]# (Data Parity) provide parity protection for the D[63:0]# signals. They
are driven by the agent responsible for driving D[63:0]#, and must connect the
appropriate pins of all processor FSB agents.
Table 25. Signal Description (Page 3 of 8)
Name
Type
Description
Quad-Pumped Signal Groups
Data Group
DSTBN#/
DSTBP#
DBI#
D[15:0]#
0
D[31:16]#
1
D[47:32]#
2
D[63:48]#
3
DBI[3:0] Assignment To Data Bus
Bus Signal
Data Bus Signals
DBI3#
D[63:48]#
DBI2#
D[47:32]#
DBI1#
D[31:16]#
DBI0#
D[15:0]#
相关PDF资料
PDF描述
RK80532RC049128 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
RK80532RC056128 2400 MHz, MICROPROCESSOR, CPGA478
RK80546KG0882MM 64-BIT, 3200 MHz, MICROPROCESSOR, CPGA604
RK80546KG1042MM 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604
RK80546KG0802MM 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604
相关代理商/技术参数
参数描述
RK80532PG072512S L6WJ 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? 4 Processor 64-Bit 0.13um 2.8GHz 478-Pin FCPGA2
RK80532PG080512 制造商:Intel 功能描述:P4 3.0GHZ 800MHZ FSB - Trays
RK80532PG080512SL6WK 制造商:Intel 功能描述:MPU Pentium? 4 Processor NetBurst 64-Bit 0.13um 3GHz 478-Pin FCPGA2
RK80532PG0882M 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.2GHZ 478-P - Trays
RK80532PG096512 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.4GHZ - Trays