- 您现在的位置：买卖IC网 > PDF目录69322 > RK80532PG072512 (INTEL CORP) 2800 MHz, MICROPROCESSOR, PGA478 PDF资料下载
参数资料
| 型号： | RK80532PG072512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2800 MHz, MICROPROCESSOR, PGA478 |
| 封装： | FLIP CHIP, MICRO, PGA-478 |
| 文件页数： | 49/79页 |
| 文件大小： | 2634K |
| 代理商： | RK80532PG072512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
Intel Pentium 4 Processor on 90 nm Process Datasheet
53
Pin List and Signal Description
BINIT#
Input/
Output
BINIT# (Bus Initialization) may be observed and driven by all processor FSB
agents and, if used, must connect the appropriate pins of all such agents. If the
BINIT# driver is enabled during power-on configuration, BINIT# is asserted to
signal any bus condition that prevents reliable future operation.
If BINIT# observation is enabled during power-on configuration, and BINIT# is
sampled asserted, symmetric agents reset their bus LOCK# activity and bus
request arbitration state machines. The bus agents do not reset their IOQ and
transaction tracking state machines upon observation of BINIT# activation. Once
the BINIT# assertion has been observed, the bus agents will re-arbitrate for the
FSB and attempt completion of their bus queue and IOQ entries.
If BINIT# observation is disabled during power-on configuration, a central agent
may handle an assertion of BINIT# as appropriate to the error handling
architecture of the system.
BNR#
Input/
Output
BNR# (Block Next Request) is used to assert a bus stall by any bus agent who is
unable to accept new bus transactions. During a bus stall, the current bus owner
cannot issue any new transactions.
BOOTSELECT
Input
This input is required to determine whether the processor is installed in a
platform that supports the processor. The processor will not operate if this pin is
low. This input has a weak internal pullup.
BPM[5:0]#
Input/
Output
BPM[5:0]# (Breakpoint Monitor) are breakpoint and performance monitor
signals. They are outputs from the processor that indicate the status of
breakpoints and programmable counters used for monitoring processor
performance. BPM[5:0]# should connect the appropriate pins of all processor
FSB agents.
BPM4# provides PRDY# (Probe Ready) functionality for the TAP port. PRDY# is
a processor output used by debug tools to determine processor debug
readiness.
BPM5# provides PREQ# (Probe Request) functionality for the TAP port. PREQ#
is used by debug tools to request debug operation of the processor.
Refer to the Intel 865G/865GV/865PE/865P Chipset Platform Design Guide for
more detailed information.
These signals do not have on-die termination. Refer to Section 2.4, and the
Intel 865G/865GV/865PE/865P Chipset Platform Design Guide for termination
requirements.
BPRI#
Input
BPRI# (Bus Priority Request) is used to arbitrate for ownership of the processor
FSB. It must connect the appropriate pins of all processor FSB agents.
Observing BPRI# active (as asserted by the priority agent) causes all other
agents to stop issuing new requests, unless such requests are part of an
ongoing locked operation. The priority agent keeps BPRI# asserted until all of its
requests are completed, then releases the bus by de-asserting BPRI#.
BR0#
Input/
Output
BR0# (Bus Request) drives the BREQ0# signal in the system and is used by the
processor to request the bus. During power-on configuration, this pin is sampled
to determine the agent ID = 0.
This signal does not have on-die termination and must be terminated.
BSEL[1:0]
Output
The BCLK[1:0] frequency select signals BSEL[1:0] (Bus Select) are used to
select the processor input clock frequency. Table 7 defines the possible
combinations of the signals and the frequency associated with each
combination. The required frequency is determined by the processor, chipset,
and clock synthesizer. All agents must operate at the same frequency. For more
information about these pins, including termination recommendations, refer to
Section 2.8 and the appropriate platform design guidelines.
COMP[1:0]
Analog
COMP[1:0] must be terminated on the system board using precision resistors.
Refer to the Intel 865G/865GV/865PE/865P Chipset Platform Design Guide for
details on implementation.
Table 25. Signal Description (Page 2 of 8)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| RK80532RC049128 | 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478 |
| RK80532RC056128 | 2400 MHz, MICROPROCESSOR, CPGA478 |
| RK80546KG0882MM | 64-BIT, 3200 MHz, MICROPROCESSOR, CPGA604 |
| RK80546KG1042MM | 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604 |
| RK80546KG0802MM | 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RK80532PG072512S L6WJ | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? 4 Processor 64-Bit 0.13um 2.8GHz 478-Pin FCPGA2 |
| RK80532PG080512 | 制造商:Intel 功能描述:P4 3.0GHZ 800MHZ FSB - Trays |
| RK80532PG080512SL6WK | 制造商:Intel 功能描述:MPU Pentium? 4 Processor NetBurst 64-Bit 0.13um 3GHz 478-Pin FCPGA2 |
| RK80532PG0882M | 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.2GHZ 478-P - Trays |
| RK80532PG096512 | 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 64-BIT 0.13UM 3.4GHZ - Trays |
发布紧急采购，3分钟左右您将得到回复。