![](http://datasheet.mmic.net.cn/140000/S1D13806F00A_datasheet_5011559/S1D13806F00A_79.png)
6: A.C. CHARACTERISTICS
S1D13806 SERIES HARDWARE FUNCTIONAL
EPSON
1-67
SPECIFICATION (X28B-A-001-03)
1.
Ts
= LCD pixel clock period. LCD pixel clock frequency is source divided by 1, 2, 3 or 4 (see REG[014h]).
2.
t6min
= [((REG[032h] bits [6:0]) + 1)
× 8 + ((REG[034h] bits [4:0]) + 1) × 8]
3.
t7min
= [((REG[036h] bits [3:0]) + 1)
× 8]
4.
t8min
= [((REG[039h] bits [1:0], REG[038h] bits [7:0]) + 1) + ((REG[03Ah] bits [5:0]) + 1)]
5.
t9min
= [((REG[03Ch] bits [2:0]) + 1)]
6.
t10min = [((REG[032h] bits [6:0]) + 1) × 8]
7.
t12min = [(REG[035h] bits [4:0]) × 8 + 1]
8.
t14min = [((REG[032h] bits [6:0]) + 1) × 8]
9.
t15min = [(REG[035h] bits [4:0]) × 8 + 5] for 4 bpp or 8 bpp color depth
= [(REG[035h] bits [4:0])
× 8 + 6] for 16 bpp color depth
10. t17min = [((REG[034h] bits [4:0]) + 1) × 8 - (REG[035h] bits [4:0]) × 8 - 5] for 4 bpp or 8 bpp color depth
= [((REG[034h] bits [4:0]) + 1)
× 8 - (REG[035h] bits [4:0]) × 8 - 6] for 16 bpp color depth
11. t21min = 1 for 4 bpp or 8 bpp color depth
= 0 for 16 bpp color depth
12. t26min = [((REG[034h] bits [4:0]) + 1) × 8 - (REG[035h] bits [4:0]) × 8 - 4] for 4 bpp or 8 bpp color depth
= [((REG[034h] bits [4:0]) + 1)
× 8 - (REG[035h] bits [4:0]) × 8 - 5] for 16 bpp color depth
13. t27min = [(REG[035h] bits [4:0]) × 8 + 4] for 4 bpp or 8 bpp color depth
= [(REG[035h] bits [4:0])
× 8 + 5] for 16 bpp color depth
Table 6-27 TFT/D-TFD A.C. Timing
Symbol
Parameter
Min
Typ
Max
Units
t1
FPSHIFT period
1
Ts (note 1)
t2
FPSHIFT pulse width high
0.45
Ts
t3
FPSHIFT pulse width low
0.45
Ts
t4
data setup to FPSHIFT falling edge
0.45
Ts
t5
data hold from FPSHIFT falling edge
0.45
Ts
t6
FPLINE cycle time
note 2
Ts
t7
FPLINE pulse width low
note 3
Ts
t8
FPFRAME cycle time
note 4
lines
t9
FPFRAME pulse width low
note 5
lines
t10
horizontal display period
note 6
Ts
t11
FPLINE setup to FPSHIFT falling edge
0.45
Ts
t12
FPFRAME falling edge to FPLINE falling edge phase
difference
note 7
Ts
t13
DRDY to FPSHIFT falling edge setup time
0.45
Ts
t14
DRDY pulse width
note 8
Ts
t15
DRDY falling edge to FPLINE falling edge (1x)
note 9
Ts
t16
DRDY hold from FPSHIFT falling edge
0.45
Ts
t17
FPLINE Falling edge to DRDY active (1x)
note 10
Ts
t18
FPSHIFT period
2
Ts
t19
FPSHIFT pulse width high
1
Ts
t20
FPSHIFT pulse width low
1
Ts
t21
FPLINE setup to FPSHIFT falling edge
note 11
Ts
t22
DRDY to FPSHIFT falling edge setup time
1
Ts
t23
DRDY hold from FPSHIFT falling edge
1
Ts
t24
data setup to FPSHIFT falling edge
1
Ts
t25
data hold from FPSHIFT falling edge
1
Ts
t26
FPLINE Falling edge to DRDY active (2x)
note 12
Ts
t27
DRDY falling edge to FPLINE falling edge (2x)
note 13
Ts