- 您现在的位置：买卖IC网 > PDF目录98079 > SCANPSC100FDMQB (NATIONAL SEMICONDUCTOR CORP) SPECIALTY MICROPROCESSOR CIRCUIT, CDIP28 PDF资料下载
参数资料
| 型号： | SCANPSC100FDMQB |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP28 |
| 封装： | CERAMIC, DIP-28 |
| 文件页数： | 24/27页 |
| 文件大小： | 381K |
| 代理商： | SCANPSC100FDMQB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页
Mode and Status Registers (Continued)
Bit 5: Set high if the 32-bit counter has not been loaded, or has reached terminal count.
Bit 4: Set high if the TMS0 shifter/buffer is not full, i.e., one or both 8-bit TMS0 FIFOs are ready to be written to.
Bit 3 (Read Cycle):
Set high if the TMS1 shifter/buffer is not full, i.e., one or both 8-bit TMS1 FIFOs are ready to be written to.
Bit 3 (Write Cycle):
If set, will cause all status bits to be continuously updated.
Bit 2 (Read Cycle):
Shows the state of the Continuous Update bit during read operations (Bit 3 during writes).
Bit 2 (Write Cycle):
If set, will cause a pulse to be issued internally that will update all status bits. This bit will be reset upon completion of the
pulse. The state of this bit is not readable. It is reset upon RST low.
Bit 1: If set, will cause a synchronous reset of all functions except the parallel interface. The value of this bit will return to zero
when the reset operation is complete.
Bit 0: If set, will cause the 32-bit counter to count for one SCK cycle (no TCK cycle will be generated). The value of this bit will
return to zero when the single step operation is complete.
PROGRAMMING RESTRICTIONS
Because certain mode bits enable shift operations for certain functions, these mode bits should
not be changed when shift
operations are in progress. The alignment of all registers during shift operations is controlled by a 3-bit counter in the TCK control
block. Enabling or disabling a function in the middle of a shift operation may disrupt the logic necessary to keep all shifter/buffers
byte-aligned.
For example, if the TDO shifter/buffer (already loaded) is enabled while the 3-bit counter value is 3, the shifter/buffer will only shift
out only five bits of the first byte loaded.
The following bits should not be changed when shift operations are in progress, i.e., when TCK is enabled (see section on TCK
Control).
MODE0(7:3)
MODE1(4:3)
MODE2(0)
Parallel Processor Interface (PPI)
ADDRESS ASSIGNMENT
The following table defines which register is selected for
access with the address lines, A(2:0).
A2
A1
A0
R/W
Function
0
TDO Shifter/Buffer
0
1
Counter Register 1
0
1
0
TDI Shifter/Buffer
0
1
TDI Shifter/Buffer
0
1
0
TMS0 Shifter/Buffer
0
1
0
1
Counter Register 2
A2
A1
A0
R/W
Function
0
1
0
TMS1 Shifter/Buffer
0
1
Counter Register 3
1
0
32-Bit Counter
1
0
1
Counter Register 0
1
0
1
0
MODE0
1
0
1
MODE0
1
0
MODE1
1
0
1
MODE1
1
0
MODE2
1
MODE2
SCANPSC100F
Embedded
www.national.com
6
相关PDF资料 |
PDF描述 |
|---|---|
| SCANPSC100FLMQB | SPECIALTY MICROPROCESSOR CIRCUIT, CQCC28 |
| SCB68172C2F28 | VME BUS CONTROLLER, CDIP28 |
| SCC2691AC1D24 | 1 CHANNEL(S), 38.4K bps, SERIAL COMM CONTROLLER, PDSO24 |
| SCC2691AE1A28 | 1 CHANNEL(S), 38.4K bps, SERIAL COMM CONTROLLER, PQCC28 |
| SCC2692AC1A44-T | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCANPSC100FLMQB | 制造商:Texas Instruments 功能描述: |
| SCANPSC100FSC | 功能描述:接口 - 专用 Emb Boun Scan Cont RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| SCANPSC100FSCX | 功能描述:接口 - 专用 Emb Boun Scan Cont RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| SCANPSC110 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support) |
| SCANPSC110_ZFC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。