- 您现在的位置：买卖IC网 > PDF目录98079 > SCANPSC100FDMQB (NATIONAL SEMICONDUCTOR CORP) SPECIALTY MICROPROCESSOR CIRCUIT, CDIP28 PDF资料下载
参数资料
| 型号： | SCANPSC100FDMQB |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP28 |
| 封装： | CERAMIC, DIP-28 |
| 文件页数： | 27/27页 |
| 文件大小： | 381K |
| 代理商： | SCANPSC100FDMQB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页
TIMING WAVEFORMS (Continued)
Note 4:
Figures 6, 7: This diagram shows the timing for a read followed by a
write (or write followed by a read). Separate Read and Write data/address
latches and control logic allow consecutive read/write or write/read opera-
tions to be overlapped (i.e., do not need to wait 2 or 3 SCK cycles between
bus cycles). For the best case timing scenario (
Figure 6: rising edge of STB
to falling edge of SCK greater than ts4), a new bus cycle can be performed
each SCK cycle. For the worst timing scenario (
Figure 7: rising edge of STB
to falling edge of SCK is less than t s4), a one SCK cycle delay must be
included after each back to back read/write or write/read sequence.
Note 5:
the bus cycle is ready to accept/provide data. For bus cycles involving a
PSC100 shifter/buffer(s), the ready status of a shifter/buffer can be checked
using the status bits in Mode Register 2 prior to the start of the bus cycle.
Polling is required when the RDY pin is not used to provide a processor
“handshake”.
READ AND WRITE CYCLES
A Write cycle (see
Figure 2) is initiated by asserting CE and
R/W low followed by a low on STB a set time later. CE and
STB are gated within the PSC100F and may be asserted
concurrently (i.e., zero setup and hold time). The address is
then asserted on A2:0 to indicate which internal address
within the PSC100F will be written to by the processor. An
address decoder within the PSC100F monitors the address
lines for a valid PSC100F register address. Once a valid
address has been decoded, the RDY line becomes active (a
propagation delay time later). The active RDY line will go low
immediately if the addressed register is ready to accept data.
If the addressed register is not ready, the RDY pin will
remain high preventing the processor from completing the
bus cycle. Once the register is ready to receive date (see
Table 2), the RDY pin will go low and processor can resume
the write cycle. The processor then forces a high on STB (a
wait time after RDY goes low) which latches the address
(A2:0) and data (D7:0) completing the bus cycle. The RDY
line is forced high a propagation delay later.
A Read cycle (see
Figure 3) is initiated by asserting CE low
and R/W high followed by a low on STB a set time later. CE
and STB are gated within the PSC100F and may be as-
serted concurrently (i.e., zero setup and hold time). The
address bits (A2:0) are then asserted to indicate which in-
ternal address within the PSC100F will be read by the pro-
cessor. An address decoder within the PSC100F monitors
the address lines for a valid PSC100F register address.
Once a valid address has been decoded and if the ad-
dressed PSC100F register is ready to be read (see
valid data is placed on the Data lines (D7:0) a propagation
delay later and the ready line is asserted low. If the ad-
dressed register is not ready (e.g., the TDI shifter/buffer is
empty), the ready line will remain high and hold the bus cycle
until the register contains valid data. RDY will then go low
allowing the read cycle to continue. With the high to low edge
on RDY line, the processor can successfully read the valid
data. However, the bus cycle is not completed within the
PSC100F until the rising edge on STB which resets the
PSC100F read logic (required prior to the start of the next
read cycle).
Important note concerning the use of RDY : The RDY
signal provides a useful “handshake” between the PSC100F
and the processor. However, care must be taken when using
the PSC100F RDY signal to prevent a large (or indefinite)
10032520
FIGURE 6. Read/Write or Write/Read (best case timing)
10032507
FIGURE 7. Read/Write or Write/Read (worst case timing)
SCANPSC100F
Embedded
www.national.com
9
相关PDF资料 |
PDF描述 |
|---|---|
| SCANPSC100FLMQB | SPECIALTY MICROPROCESSOR CIRCUIT, CQCC28 |
| SCB68172C2F28 | VME BUS CONTROLLER, CDIP28 |
| SCC2691AC1D24 | 1 CHANNEL(S), 38.4K bps, SERIAL COMM CONTROLLER, PDSO24 |
| SCC2691AE1A28 | 1 CHANNEL(S), 38.4K bps, SERIAL COMM CONTROLLER, PQCC28 |
| SCC2692AC1A44-T | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCANPSC100FLMQB | 制造商:Texas Instruments 功能描述: |
| SCANPSC100FSC | 功能描述:接口 - 专用 Emb Boun Scan Cont RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| SCANPSC100FSCX | 功能描述:接口 - 专用 Emb Boun Scan Cont RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| SCANPSC110 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support) |
| SCANPSC110_ZFC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。