- 您现在的位置：买卖IC网 > PDF目录7463 > SFPA8192Q1BO2TO-I-QT-223-STD (Swissbit NA Inc)FLASH SSD SMART UDMA 2.5" 8GB PDF资料下载
参数资料
| 型号： | SFPA8192Q1BO2TO-I-QT-223-STD |
| 厂商： | Swissbit NA Inc |
| 文件页数： | 33/76页 |
| 文件大小： | 0K |
| 描述： | FLASH SSD SMART UDMA 2.5" 8GB |
| 视频文件： | Swissbit Manufacturing Overview |
| RoHS指令信息： | Environment Protection Declaration |
| 标准包装： | 4 |
| 系列： | P-120 |
| 存储容量： | 8GB |
| 存储器类型： | FLASH |
| 其它名称： | 1052-1025 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
7.4.3 Bit 5
This bit is ‘0’.
7.4.4 Bit 4 (IDNF)
This bit is set if the requested sector ID is in error or cannot be found.
7.4.5 Bit 3
This bit is ‘0’.
7.4.6 Bit 2 (Abort)
This bit is set if the command has been aborted because of a Drive status condition (Not Ready, Write Fault,
etc.) or when an invalid command has been issued.
7.4.7 Bit 1
This bit is ‘0’.
7.4.8 Bit 0 (AMNF)
This bit is set when there is a general error.
Table 29: Erro r Register
D7
BBK
D6
UNC
D5
0
D4
IDNF
D3
0
D2
ABRT
D1
0
D0
AMNF
7.5 Feature Register
The Feature register is a write-only register, located at address 1F1h [171h], offset 1h, Dh.
This write-only register provides information on features that the host can utilize. It is accessed on data
bits D15 to D8 during a write operation to Offset 0 with – CS1 Low and – CS0 High.
7.6 Sector Count Register
The Sector Count register is located at address 1F2h [172h], offset 2h.
This register contains the number of sectors of data to be transferred on a read or write operation between
the host and Drive. If the value in this register is zero, a count of 256 sectors is specified. If the command
was successful, this register is zero at completion. If not successfully completed, the register contains the
number of sectors that need to be transferred in order to complete the request. The default value is 01h.
7.7 Sector Number (LBA 7-0) Register
The Sector Number register is located at address 1F3h [173h], offset 3h.
This register contains the starting sector number or bits 7 to 0 of the Logical Block Address (LBA), for any
data access for the subsequent sector transfer command.
7.8 Cylinder Low (LBA 15-8) Register
The Cylinder Low register is located at address 1F4h [174h], offset 4h.
This register contains the least significant 8 bits of the starting cylinder address or bits 15 to 8 of the Logical
Block Address.
7.9 Cylinder High (LBA 23-16) Register
The Cylinder High register is located at address 1F5h [175h], offset 5h.
This register contains the most significant bits of the starting cylinder address or bits 23 to 16 of the Logical
Block Address.
7.10 Drive/Head (LBA 27-24) Register
The Driver/Head register is located at address 1F6h [176h], offset 6h.
The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
P-120_data_sheet_PA-QxBO_Rev100.doc
Page 33 of 76
相关PDF资料 |
PDF描述 |
|---|---|
| 3-1437653-5 | CONN BARRIER STRIP 10CIRC .375 |
| 6432.0153.15 | MOD PWR IN/OUT/SW/1PL QC 1.5 PNL |
| 4306R-102-391 | RES ARRAY 390 OHM 3 RES 6-SIP |
| SFSA8192V1BR4TO-I-DT-226-STD | FLASH SLC UDMA/MDMA/PIO 8GB |
| 6432.0151.15 | MOD PWR IN/OUT/SW/1PL SLD 1.5PNL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SFPA8192Q1BO2TO-I-QT-243 | 制造商:Swissbit 功能描述: |
| SFPA8192Q1BO2TO-I-QT-243-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH 制造商:SWISSBIT 功能描述:SSD PATA 8GB 2.5" IND P-120 制造商:SWISSBIT 功能描述:SSD, PATA, 8GB, 2.5", IND, P-120 |
| SFPAB13202 | 制造商:Panasonic Industrial Company 功能描述:KNOB |
| SFPAB17206 | 制造商:Panasonic Industrial Company 功能描述:KNOB |
| SFPAB18201K | 制造商:Panasonic Industrial Company 功能描述:PLATE |
发布紧急采购，3分钟左右您将得到回复。