- 您现在的位置：买卖IC网 > PDF目录18712 > SI4113M-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI4113 PDF资料下载
参数资料
| 型号： | SI4113M-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 10/36页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR SI4113 |
| 标准包装： | 1 |
| 类型： | 合成器 |
| 适用于相关产品： | SI4113 |
| 已供物品： | 板，CD |
| 其它名称： | 336-1100 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Si4133
18
Rev. 1.61
for how to select LDETB. The LDETB
signal is low after self-tuning is completed but rises
when the IF or RF PLL nears the limit of its
compensation range. LDETB is also high when either
PLL is executing the self-tuning algorithm. The output
frequency is still locked when LDETB goes high, but the
PLL eventually loses lock if the temperature continues
to drift in the same direction. Therefore, if LDETB goes
high both the IF and RF PLLs should be re-tuned
promptly by initiating the self-tuning algorithm.
3.5. Output Frequencies
The IF and RF output frequencies are set by
programming the R- and N-Divider registers. Each PLL
has R and N registers so that each can be programmed
independently. Programming either the R- or N-Divider
register for RF1 or RF2 automatically selects the
associated output.
The reference frequency on the XIN pin is divided by R
and this signal is input to the PLL’s phase detector. The
other input to the phase detector is the PLL’s VCO
output frequency divided by N. The PLL acts to make
these frequencies equal.
That is, after an initial transient:
or
The R values are set by programming the RF1 R-
Divider register (Register 6), the RF2 R-Divider register
(Register 7) and the IF R-Divider register (Register 8).
The N values are set by programming the RF1 N-
Divider register (Register 3), the RF2 N-Divider register
(Register 4), and the IF N-Divider register (Register 5).
Each N-Divider is implemented as a conventional high
speed divider. That is, it consists of a dual-modulus
prescaler, a swallow counter, and a lower speed
synchronous counter. However, the control of these
sub-circuits
is
automatically
handled.
Only
the
appropriate N value should be programmed.
3.6. PLL Loop Dynamics
The transient response for each PLL is determined by
its phase detector update rate f (equal to fREF/R) and
the phase detector gain programmed for each RF1,
RF2, or IF synthesizer. See Register 1. Four different
settings for the phase detector gain are available for
each PLL. The highest gain is programmed by setting
the two phase detector gain bits to 00, and the lowest by
setting the bits to 11. The values of the available gains,
relative to the highest gain, are as follows:
The gain value bits is automatically set with the Auto KP
bit (bit 2) in the Main Configuration register to 1. In
setting this bit, the gain values are optimized for a given
value of N. In general, a higher phase detector gain
decreases in-band phase noise and increase the speed
of the PLL transient until the point at which stability
begins to be compromised. The optimal gain depends
on N. Table 9 lists recommended settings for different
values of N. These are the settings when the Auto KP bit
is set.
The VCO gain and loop filter characteristics are not
programmable.
The settling time for the PLL is directly proportional to its
phase detector update period T (T equals 1/f). A
typical transient response is shown in Figure 6 on page
11. During the first 13 update periods the Si4133
executes the self-tuning algorithm. From then on the
PLL controls the output frequency. Because of the
unique architecture of the Si4133 PLLs, the time
required to settle the output frequency to 0.1 ppm error
is automatically 25 update periods. The total time after
powerup or a change in programmed frequency until the
synthesized frequency is settled—including time for
self-tuning—is approximately 40 update periods.
Note: The settling time analysis holds for RF1 f
500 kHz.
For RF1 f
> 500 kHz, the settling time is larger.
f
OUT
N
------------
f
REF
R
-----------
=
f
OUT
N
R
----
f
REF
=
Table 8. Gain Values (Register 1)
KP Bits
Relative P.D.
Gain
00
1
01
1/2
10
1/4
11
1/8
Table 9. Optimal KP Settings
N
RF1
KP1<1:0>
RF2
KP2<3:2>
IF
KPI<5:4>
2047
00
2048 to 4095
00
01
4096 to 8191
00
01
10
8192 to 16383
01
10
11
16384 to 32767
10
11
32768
11
相关PDF资料 |
PDF描述 |
|---|---|
| GLAA01A | SWITCH SIDE-ROTRY SNAP SPDT |
| EK64904-11 | KIT EVAL FOR 64904 W/CABLES |
| GLEB24B | SWITCH TOP PLUNGER SNAP DPDT |
| ZMN2405HPDB-C | ADDITIONAL ZMN2405HP DEVELOPMENT |
| DR7002-DK | 3G DEVELOPMENT KIT 418 MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI4114DY | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 20-V (D-S) MOSFET |
| SI4114DY_09 | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 20-V (D-S) MOSFET |
| Si4114DY-T1-E3 | 功能描述:MOSFET 20V 20A 5.7W 6.0mohm @ 10V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| Si4114DY-T1-GE3 | 功能描述:MOSFET 20V 20A 5.7W 6.0mohm @ 10V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| Si4114G-B-GM | 功能描述:射频无线杂项 GSM Freq Synthesizr for Dir Conversn RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。