- 您现在的位置：买卖IC网 > PDF目录18712 > SI4113M-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI4113 PDF资料下载
参数资料
| 型号： | SI4113M-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 8/36页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR SI4113 |
| 标准包装： | 1 |
| 类型： | 合成器 |
| 适用于相关产品： | SI4113 |
| 已供物品： | 板，CD |
| 其它名称： | 336-1100 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Si4133
16
Rev. 1.61
3. Functional Description
The Si4133 is a monolithic integrated circuit that
performs IF and dual-band RF synthesis for wireless
communications applications. This integrated circuit
(IC), with minimal external components, completes the
frequency
synthesis
function
necessary
for
RF
communications systems.
The Si4133 has three complete phase-locked loops
(PLLs) with integrated voltage-controlled oscillators
(VCOs). The low phase noise of the VCOs makes the
Si4133
suitable
for
demanding
wireless
communications applications. Phase detectors, loop
filters, and reference and output frequency dividers are
integrated. The IC is programmed with a three-wire
serial interface.
Two PLLs are provided for dual-band RF synthesis.
These RF PLLs are multiplexed so that only one PLL is
active at a time, as determined by the setting of an
internal register. The active PLL is the last one to be
written. The center frequency of the VCO in each PLL is
set by the value of an external inductance. Inaccuracies
in these inductances are compensated for by the self-
tuning algorithm. The algorithm is run after powerup or
after a change in the programmed output frequency.
Each RF PLL, when active, can adjust the RF output
frequency by ±5% of its VCO’s center frequency.
Because the two VCOs can be set to have widely
separated center frequencies, the RF output can be
programmed to service two widely separated frequency
bands by programming the corresponding N-Divider.
One RF VCO is optimized to have its center frequency
set between 947 MHz and 1.72 GHz, while the second
RF VCO is optimized to have its center frequency set
between 789 MHz and 1.429 GHz.
One PLL is provided for IF frequency synthesis. The
center frequency of this circuit’s VCO is set by the
connection of an external inductance. The PLL can
adjust the IF output frequency by ±5% of the VCO
center frequency. Inaccuracies in the value of the
external inductance are compensated for by the
Si4133’s
proprietary
self-tuning
algorithm.
This
algorithm is initiated each time the PLL is powered-up
(by either the PWDN pin or by software) and/or each
time a new output frequency is programmed.
The IF VCO can have its center frequency set as low as
526 MHz and as high as 952 MHz. An IF output divider
divides down the IF output frequencies, if needed. The
divider is programmable and is capable of dividing by 1,
2, 4, or 8.
The unique PLL architecture used in the Si4133
produces settling (lock) times that are comparable in
speed to fractional-N architectures without the high
phase noise or spurious modulation effects often
associated with those designs.
3.1. Serial Interface
A timing diagram for the serial interface is shown in
Figure 2 on page 7. Figure 3 on page 7 shows the
format of the serial word.
The Si4133 is programmed serially with 22-bit words
comprised of 18-bit data fields and 4-bit address fields.
When the serial interface is enabled (i.e., when SEN is
low) data and address bits on the SDATA pin are
clocked into an internal shift register on the rising edge
of SCLK. Data in the shift register is then transferred on
the rising edge of SEN into the internal data register
addressed in the address field. The serial interface is
disabled when SEN is high.
Table 12 on page 21 summarizes the data register
functions and addresses. The internal shift register
ignores leading bits before the 22 required bits.
3.2. Setting the VCO Center Frequencies
The PLLs can adjust the IF and RF output frequencies
±5% of the center frequencies of their VCOs. Each
center frequency is established by the value of an
external inductance connected to the respective VCO.
Manufacturing tolerances of ±10% for the external
inductances are acceptable. The Si4133 compensates
for inaccuracies in each inductance by executing a self-
tuning algorithm after PLL powerup or after a change in
the programmed output frequency.
Because the total tank inductance is in the low nH
range, the inductance of the package must be
considered when determining the correct external
inductance. The total inductance (LTOT) presented to
each VCO is the sum of the external inductance (LEXT)
and the package inductance (LPKG). Each VCO has a
nominal capacitance (CNOM) in parallel with the total
inductance, and the center frequency is as follows:
or
VCO.
f
CEN
1
2
L
TOT
C
NOM
-----------------------------------------------
=
f
CEN
1
2
L
PKG
L
EXT
+
C
NOM
------------------------------------------------------------------------
=
相关PDF资料 |
PDF描述 |
|---|---|
| GLAA01A | SWITCH SIDE-ROTRY SNAP SPDT |
| EK64904-11 | KIT EVAL FOR 64904 W/CABLES |
| GLEB24B | SWITCH TOP PLUNGER SNAP DPDT |
| ZMN2405HPDB-C | ADDITIONAL ZMN2405HP DEVELOPMENT |
| DR7002-DK | 3G DEVELOPMENT KIT 418 MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI4114DY | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 20-V (D-S) MOSFET |
| SI4114DY_09 | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 20-V (D-S) MOSFET |
| Si4114DY-T1-E3 | 功能描述:MOSFET 20V 20A 5.7W 6.0mohm @ 10V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| Si4114DY-T1-GE3 | 功能描述:MOSFET 20V 20A 5.7W 6.0mohm @ 10V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| Si4114G-B-GM | 功能描述:射频无线杂项 GSM Freq Synthesizr for Dir Conversn RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。