- 您现在的位置：买卖IC网 > PDF目录9967 > SI5110-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 99LFBGA PDF资料下载
参数资料
| 型号： | SI5110-H-GL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 24/36页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 99LFBGA |
| 标准包装： | 168 |
| 系列： | SiPHY™ |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | SONET/SDH |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 99-LBGA |
| 供应商设备封装： | 99-BGA（11x11） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Si5110
30
Rev. 1.5
J8
TXCLKDSBL
I
LVTTL
High-Speed Transmit Clock Disable.
When this input is high, the output driver for TXCLK-
OUT is disabled. In applications that do not require the
output data clock, the output clock driver should be
disabled to save power.
Note: This input has an internal pulldown.
E1
F1
TXCLKOUT+,
TXCLKOUT–
High-Speed Transmit Clock Output.
The high-speed clock output, TXCLKOUT, is gener-
ated by the PLL in the transmit clock multiplier unit. Its
frequency is nominally 16 times or 32 times the
selected reference source.
G9
H9
G10
H10
J9
K9
J10
K10
TXDIN3+,
TXDIN3–
TXDIN2+,
TXDIN2–
TXDIN1+,
TXDIN1–
TXDIN0+,
TXDIN0–
ILVDS
Differential Parallel Transmit Data Input.
The 4-bit data word present on these pins is multi-
plexed into a high-speed serial stream and output on
TXDOUT. The bit order for transmit multiplexing is
selected by the TXMSBSEL input. The data on
TXDIN[3:0] is clocked into the device by the rising
edge of TXCLK4IN.
H1
J1
TXDOUT+,
TXDOUT–
OCML
Differential High-Speed Transmit Data Output.
The 4-bit word input on TXDIN[3:0] is multiplexed into
a high-speed serial stream that is output on the TXD-
OUT pins. The bit order for transmit multiplexing is
selected by the TXMSBSEL input. The TXDOUT out-
puts are updated by the rising edge of TXCLKOUT.
K4
TXLOL
O
LVTTL
Transmit CMU Loss-of-Lock.
The TXLOL output is asserted (low) when the CMU is
not phase locked to the selected reference source or if
REFCLK is not present.
H4
TXMSBSEL
I
LVTTL
Transmit Data Bus Bit Order Select.
This input determines the order in which data bits
recovered on the TXDIN[3:0] bus are transmitted on
the high-speed serial output TXDOUT.
For TXMSBSEL = 0, data on TXDIN0 is transmitted
first followed by TXDIN1 through TXDIN3.
For TXMSBSEL = 1, TXDIN3 is transmitted first fol-
lowed by TXDIN2 through TXDIN0.
Note: This input has an internal pulldown.
K3
TXREXT
Transmitter External Bias Resistor.
This resistor is used by the transmitter circuitry to
establish bias currents within the device. This pin must
be connected to GND through a 3.09 k
1resistor.
Pin
Number(s)
Name
I/O
Signal Level
Description
相关PDF资料 |
PDF描述 |
|---|---|
| MAX11206EEE+T | IC ADC 20BIT 16QSOP |
| GTC06A-20-18P | CONN PLUG 9POS STRAIGHT W/PINS |
| IDT723634L15PF8 | IC FIFO SYNC 512X36X2 128QFP |
| MAX11626EEE+T | IC ADC 12BIT 4CH 16QSOP |
| IDT72815LB25BG8 | IC FIFO SYNC DUAL 512X18 121BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5110-H-XL4 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI5110-H-ZL3 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI511BBA200M000BAGR | 制造商:Silicon Laboratories Inc 功能描述:SLLSI511BBA200M000BAGR OSC (200MHZ) |
| SI51210 | 制造商:SILABS 制造商全称:SILABS 功能描述:TWO OUTPUTS FACTORY PROGRAMMABLE CLOCK GENERATOR |
| Si51210-A01AFM | 功能描述:时钟发生器及支持产品 6 TDFN microClockgen SL Clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。