- 您现在的位置：买卖IC网 > PDF目录9967 > SI5110-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 99LFBGA PDF资料下载
参数资料
| 型号： | SI5110-H-GL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 6/36页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 99LFBGA |
| 标准包装： | 168 |
| 系列： | SiPHY™ |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | SONET/SDH |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 99-LBGA |
| 供应商设备封装： | 99-BGA（11x11） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Si5110
14
Rev. 1.5
The LOS detection circuitry is disabled by tieing the
LOSLVL input to VREF. This forces the LOS output
high.
5.2.3. Slice Level Adjustment
The limiting amplifier allows adjustment of the 0/1
decision threshold, or slice level, to allow optimization of
bit-error-rates (BER) for demanding applications such
as long-haul links. The Si5110 provides two different
modes of slice level adjustment: Absolute Slice mode
and Proportional Slice mode. The mode is selected
using the SLICEMODE input.
In either mode, the slice level is set by applying a dc
voltage to the SLICELVL input. The mapping of the
voltage on the SLICELVL pin to the 0/1 decision
threshold voltage (or slice voltage) depends on the
selected mode of operation.
The SLICELVL mapping for Absolute Slice mode
(SLICEMODE = 0) is given in Figure 6 on page 16. The
linear region of this curve can be approximated by the
following equation:
Equation 6
where VLEVEL is the effective slice level referred to the
RXDIN input, VSLICELVL is the voltage applied to the
SLICELVL pin, and VREF is the reference voltage
provided by the Si5110 on the VREF output pin
(nominally 1.25 V).
The SLICELVL mapping for Proportional Slice mode
(SLICEMODE = 1) is given in Figure 7 on page 17. The
linear region of this curve can be approximated by the
following equation:
Equation 7
where VLEVEL is the effective slice level referred to the
RXDIN input, VSLICELVL is the voltage applied to the
SLICELVL pin, VREF is the reference voltage provided
by the Si5110 on the VREF output pin, and VRXDIN(PP) is
the peak-to-peak voltage level of the receive data signal
applied to the RXDIN input.
The slice level adjustment function can be disabled by
tieing the SLICELVL input to VREF. When slice level
adjustment is disabled, the effective slice level is set to
0 mV relative to internally biased input common mode
voltage for RXDIN.
5.3. Clock and Data Recovery (CDR)
The Si5110 uses an integrated CDR to recover clock
and data from a non-return to zero (NRZ) signal input on
RXDIN. The recovered clock is used to regenerate the
incoming data by sampling the output of the limiting
amplifier at the center of the NRZ bit period.
5.3.1. Sample Phase Adjustment
In
applications
where
data
eye
distortions
are
introduced by the transmission medium, it may be
desirable to recover data by sampling at a point that is
not at the center of the data eye. The Si5110 provides a
sample
phase
adjustment
capability
that
allows
adjustment of the CDR sampling phase across the NRZ
data period. When sample phase adjustment
is
enabled, the sampling instant used for data recovery
can be moved over a range of approximately ±22 ps
relative to the center of the incoming NRZ bit period.
The sample phase is set by applying a dc voltage to the
PHASEADJ input. The mapping of the voltage present
on the PHASEADJ input to the sample phase sampling
offset is given in Figure 8. The linear region of this curve
can be approximated by the following equation:
Equation 8
where
Phase
Offset
is
the
sampling
offset
in
picoseconds from the center of the data eye, VPHASEADJ
is the voltage applied to the PHASEADJ pin, and VREF
is the reference voltage provided by the Si5110 on the
VREF output pin (nominally 1.25 V). A positive phase
offset adjusts the sampling point to lead the default
sampling point (the center of the data eye) and a
negative phase offset adjusts the sampling point to lag
the default sampling point.
Data recovery using a sampling phase offset is disabled
by tieing the PHASEADJ input to VREF. This forces a
phase offset of 0 ps to be used for data recovery.
5.3.2. Receiver Lock Detect
The Si5110 provides lock-detect circuitry that indicates
whether the PLL has achieved frequency lock with the
incoming data. This circuit compares the frequency of a
divided down version of the recovered clock with the
frequency of the supplied reference clock. The Si5110
will use either REFCLK or TXCLK4IN as the reference
clock input signal, depending on the state of the
REFSEL
input.
If
the
(divided)
recovered
clock
frequency deviates from that of the reference clock by
more than the amount specified in Table 5 on page 9,
the CDR is declared out of lock, and the loss-of-lock
(RXLOL) pin is asserted. In this state, the CDR attempts
to reacquire lock with the incoming data stream. During
V
LEVEL
V
SLICELVL
VREF
0.4
–
0.375
0.005
–
V
LEVEL
V
SLICELVL
VREF
0.4
–
V
RXDIN PP
0.95
0.03
V
RXDIN PP
–
=
Phase Offset
85 ps/V
V
PHASEADJ
0.4
VREF
–
相关PDF资料 |
PDF描述 |
|---|---|
| MAX11206EEE+T | IC ADC 20BIT 16QSOP |
| GTC06A-20-18P | CONN PLUG 9POS STRAIGHT W/PINS |
| IDT723634L15PF8 | IC FIFO SYNC 512X36X2 128QFP |
| MAX11626EEE+T | IC ADC 12BIT 4CH 16QSOP |
| IDT72815LB25BG8 | IC FIFO SYNC DUAL 512X18 121BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5110-H-XL4 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI5110-H-ZL3 | 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube |
| SI511BBA200M000BAGR | 制造商:Silicon Laboratories Inc 功能描述:SLLSI511BBA200M000BAGR OSC (200MHZ) |
| SI51210 | 制造商:SILABS 制造商全称:SILABS 功能描述:TWO OUTPUTS FACTORY PROGRAMMABLE CLOCK GENERATOR |
| Si51210-A01AFM | 功能描述:时钟发生器及支持产品 6 TDFN microClockgen SL Clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。