- 您现在的位置：买卖IC网 > PDF目录2108 > SI5320-H-BL (Silicon Laboratories Inc)IC CLOCK MULT SONET/SDH 63-PBGA PDF资料下载
参数资料
| 型号： | SI5320-H-BL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 9/34页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK MULT SONET/SDH 63-PBGA |
| 标准包装： | 260 |
| 系列： | DSPLL® |
| 类型： | 时钟乘法器 |
| PLL： | 是 |
| 输入： | LVTTL |
| 输出： | CML |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 693MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -20°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 63-LBGA |
| 供应商设备封装： | 63-PBGA（9x9） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Si5320
Rev. 2.5
17
2.2.1. FEC Rate Conversion
The Si5320 provides a 1/32x, 1/16x, 1/8x, 1/4x, 1/2x,
1x, 2x, 4x, 8x, 16x, or 32x clock frequency multiplication
function with an option for additional frequency scaling
by a factor of 255/238 or 238/255 for FEC rate
compatibility. The multiplication factor is configured by
selecting the input and output clock frequency ranges
for the device. The additional frequency scaling by a
factor of either 255/238 or 238/255 for FEC compatibility
is selected using the FEC[1:0] control inputs. (See
For example, a 622.08 MHz output clock (a non-FEC
rate) can be generated from a 19.44 MHz input clock (a
non-FEC
rate)
by
setting
INFRQSEL[2:0] = 001
(19.44 MHz range), setting FRQSEL [1:0] = 11 (32x
multiplication), and setting FEC[1:0] = 00 (no FEC
scaling).
A 666.51 MHz output clock (a FEC rate) can be
generated from a 19.44 MHz input clock (a non-FEC
rate) by setting INFRQSEL[2:0] = 001 (19.44 MHz
range), setting FRQSEL [1:0] = 11 (32x multiplication),
and setting FEC[1:0] = 01 (255/238 FEC scaling).
Finally, a 622.08 MHz output clock (a non-FEC rate) can
be generated from a 20.83 MHz input clock (a FEC rate)
by setting INFRQSEL[2:0] = 001 (19.44 MHz range),
setting FRQSEL [1:0] = 11 (32x multiplication), and
setting FEC[1:0] = 10 (238/255 FEC scaling).
2.3. PLL Performance
The Si5320 PLL is designed to provide extremely low
jitter generation, high jitter tolerance, and a well-
controlled jitter transfer function with low peaking and a
high degree of jitter attenuation.
2.3.1. Jitter Generation
Jitter generation is defined as the amount of jitter
produced at the output of the device with a jitter free
input clock. Generated jitter arises from sources within
the VCO and other PLL components. Jitter generation is
also a function of the PLL bandwidth setting. Higher
loop bandwidth settings may result in lower jitter
generation, but may also result in less attenuation of
jitter on the input clock signal.
2.3.2. Jitter Transfer
Jitter transfer is defined as the ratio of output signal jitter
to input signal jitter for a specified jitter frequency. The
jitter transfer characteristic determines the amount of
input clock jitter that passes to the outputs. The DSPLL
technology used in the Si5320 provides tightly-
controlled jitter transfer curves because the PLL gain
parameters are determined by digital circuits that do not
vary over supply voltage, process, and temperature. In
a system application, a well-controlled transfer curve
Table 7. Loop Bandwidth Settings
Loop Bandwidth BWSEL1
BWSEL0
DBLBW*
12800 Hz
1
6400 Hz
1
0
6400 Hz
0
1
3200 Hz
0
3200 Hz
0
1
1600 Hz
0
1
0
1600 Hz
1
0
1
800 Hz
1
0
*Note: When DBLBW = 1, FXDDELAY must be asserted and
FEC scaling must be disabled.
Table 8. Nominal Clock Input Frequencies
Input Clock
Frequency
Range
INFRQSEL2 INFRQSEL1 INFRQSEL0
Reserved
111
622 MHz
110
311 MHz
101
155 MHz
100
77 MHz
011
38 MHz
010
19 MHz
001
Reserved
000
Table 9. Nominal Clock Output Frequencies
Output Clock Frequency
Range
FRQSEL1
FRQSEL0
622 MHz
1
155 MHz
1
0
19 MHz
0
1
Driver Powerdown
0
Table 10. FEC Frequency Scalings
FEC Frequency
Scaling
FEC1
FEC0
1/1
0
255/238
0
1
238/255
1
0
Reserved
1
相关PDF资料 |
PDF描述 |
|---|---|
| SI5320-H-GL | IC CLOCK MULT SONET/SDH 63LFBGA |
| SI5321-G-BC | IC PREC CLOCK MULTIPLIER 63CBGA |
| SI5321-H-BL | IC CLOCK MULT SONET/SDH 63-PBGA |
| SI5322-B-GM | IC PREC CLOCK MULTIPLIER 36QFN |
| SI5323-B-GM | IC MULTIPLIER/ATTENUATOR 36QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| Si5320-H-GL | 功能描述:时钟发生器及支持产品 SONET/SDH Precisn Clock Multiplr RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SI5320-X-BC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SONET/SDH PRECISION CLOCK MULTIPLIER IC |
| SI5321 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SONET/SDH PRECISION CLOCK MULTIPLIER IC |
| SI5321-EVB | 功能描述:时钟和定时器开发工具 G.709FEC & 66/64Sc 19-2.5GHz Output RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| SI5321-F-BC | 功能描述:时钟合成器/抖动清除器 FOR NEW DESIGNS RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。