- 您现在的位置：买卖IC网 > PDF目录16791 > SI5338-EVB (Silicon Laboratories Inc)BOARD EVALUATION SI5338 PDF资料下载
参数资料
| 型号： | SI5338-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 10/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION SI5338 |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | Si5338 |
| 主要属性： | LVPECL/LVDS：160 kHz 至 700 MHz，<1 ps RMS 标准抖动，零 ppm 频率错误 |
| 次要属性： | 基于 USB 的 GUI，用于编程，I2C/SMBus 兼容接口，1.8、2.5 或 3.3 V |
| 已供物品： | 板，线缆，CD，样品 |
| 产品目录页面： | 628 (CN2011-ZH PDF) |
| 相关产品： | 336-1555-5-ND - IC CLK GEN QUAD 200MHZ 24-QFN 336-1554-5-ND - IC CLK GEN QUAD 350MHZ 24-QFN 336-1553-5-ND - IC CLK GEN QUAD 700MHZ 24-QFN |
| 其它名称： | 336-1556 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Si5338
18
Rev. 1.3
3.2. Input Stage
The input stage supports four inputs. Two are used as
the clock inputs to the synthesis stage, and the other
two are used as feedback inputs for zero delay or
external feedback mode. In cases where external
feedback is not required, all four inputs are available to
the synthesis stage. The reference selector selects one
of the inputs as the reference to the synthesis stage.
The input configuration is selectable through the IC
interface. The input MUXes are set automatically in
ClockBuilder
Desktop
(see
Desktop Software”). For information on setting the input
MUXs manually, see the Si5338 Reference Manual:
Configuring the Si5338 without ClockBuilder Desktop.
Figure 2. Input Stage
IN1/IN2 and IN5/IN6 are differential inputs capable of
accepting
clock
rates
from
5
to
710 MHz.
The
differential inputs are capable of interfacing to multiple
signals, such as LVPECL, LVDS, HSCT, HCSL, and
CML. Differential signals must be ac-coupled as shown
in Figure 3. A termination resistor of 100
placed close
to the input pins is also required. Refer to Table 6 for
signal voltage limits.
Figure 3. Interfacing Differential and Single-
Ended Signals to the Si5338
IN3 and IN4 accept single-ended signals from 5 MHz to
200 MHz. The single-ended inputs are internally ac-
coupled; so, they can accept a wide variety of signals
without requiring a specific dc level. The input signal
only needs to meet a minimum voltage swing and must
not exceed a maximum VIH or a minimum VIL. Refer to
Table 6 for signal voltage limits. A typical single-ended
connection
is
shown
in
For
additional
termination options, refer to “AN408: Termination
Options
for
Any-Frequency,
Any-Output
Clock
Generators
and
Clock
Buffers—Si5338,
Si5334,
Si5330”.
For free-run operation, the internal oscillator can
operate from a low-frequency fundamental mode crystal
(XTAL) with a resonant frequency between 8 and
30 MHz. A crystal can easily be connected to pins IN1
and IN2 without external components as shown in
are guaranteed to work with the Si5338.
Figure 4. Connecting an XTAL to the Si5338
Refer to “AN360: Crystal Selection Guide for Si533x/5x
Devices” for information on the crystal selection.
3.2.1. Loss-of-Signal (LOS) Alarm Detectors
There are two LOS detectors: LOS_CLKIN and
LOS_FDBK. These detectors are tied to the outputs of
the P1 and P2 frequency dividers, which are always
enabled. See "3.6. Status Indicators" on page 23 for
details on the alarm indicators. These alarms are used
during programming to ensure that a valid input clock is
detected. The input MUXs are set automatically in
ClockBuilder Desktop (see the Si5338 Reference
Manual to set manually).
3.3. Synthesis Stages
Next-generation timing applications require a wide
range of frequencies that are often non-integer related.
Traditional clock architectures address this by using
multiple single PLL ICs, often at the expense of BOM
complexity and power. The Si5338 uses patented
MultiSynth technology to dramatically simplify timing
architectures by integrating the frequency synthesis
capability of four Phase-Locked Loops (PLLs) in a
single
device,
greatly
reducing
size
and
power
requirements versus traditional solutions.
÷P2
÷P1
IN3
IN2
IN1
IN6
IN4
IN5
Osc
P1DIV_IN
To
Sy
nt
he
si
s
S
ta
g
e
P2DIV_IN
noclk
IN2 / IN6
IN1 / IN5
100
50
0.1 uF
IN3 / IN4
50
Rs
IN2
IN1
XTAL
Osc
To synthesis stage
or output selectors
相关PDF资料 |
PDF描述 |
|---|---|
| H3AAH-2606G | IDC CABLE - HSC26H/AE26G/HSC26H |
| 0982660138 | CBL 12POS 0.5MM JMPR TYPE D 1' |
| 0982661084 | CBL 37POS 0.5MM JMPR TYPE D 6" |
| HMC08DRTH | CONN EDGECARD 16POS DIP .100 SLD |
| EBC43DCSD-S288 | CONN EDGECARD 86POS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5338F-A01839-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
| SI5338F-A01839-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| Si5338F-A-GM | 功能描述:时钟发生器及支持产品 I2C-PRGRMBL clock generatr 0.16-200MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SI5338F-A-GMR | 功能描述:时钟发生器及支持产品 I2C-Program Clk Gen 0.16-200MHz Pin-Ctrl RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si5338F-B-GM | 功能描述:时钟发生器及支持产品 I2C-PRGRMBL clock generatr 0.16-200MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。