- 您现在的位置：买卖IC网 > PDF目录16791 > SI5338-EVB (Silicon Laboratories Inc)BOARD EVALUATION SI5338 PDF资料下载
参数资料
| 型号： | SI5338-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 37/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION SI5338 |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | Si5338 |
| 主要属性： | LVPECL/LVDS：160 kHz 至 700 MHz，<1 ps RMS 标准抖动，零 ppm 频率错误 |
| 次要属性： | 基于 USB 的 GUI，用于编程，I2C/SMBus 兼容接口，1.8、2.5 或 3.3 V |
| 已供物品： | 板，线缆，CD，样品 |
| 产品目录页面： | 628 (CN2011-ZH PDF) |
| 相关产品： | 336-1555-5-ND - IC CLK GEN QUAD 200MHZ 24-QFN 336-1554-5-ND - IC CLK GEN QUAD 350MHZ 24-QFN 336-1553-5-ND - IC CLK GEN QUAD 700MHZ 24-QFN |
| 其它名称： | 336-1556 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页
Si5338
42
Rev. 1.3
DOCUMENT CHANGE LIST
Revision 0.2 to 0.3
Changed minimum output clock frequency from
5MHz to 1MHz.
Updated slew rates.
Updated " Features" on page 1.
Updated Table 6, “Input and Output Clock
Deleted Table 12, “Output Driver Slew Rate Control”.
Revision 0.3 to 0.5
Major editorial changes to all sections to improve
clarity
Completed electrical specification tables with final
characterization results
Revised the maximum input and output frequencies
from 700 MHz to 710 MHz
Improved jitter specifications to reflect updated
characterization results
Added new Si5338N/P/Q ordering codes
Added typical application diagrams
Added an application section to highlight the
flexibility of the Si5338 in various timing functions
Added a configuration section to clarify configuration
options
Revision 0.5 to 0.55
Editorial changes to section 3.5 “Configuring the
Si5338” to improve clarity on ordering custom
Si5338 and on configuring “blank” Si5338.
Added pin numbers to device package drawings.
Updated ordering information to include evaluation
boards.
Updated first page description and applications
Added
JC to specification tables.
Added GbE RM jitter specification with 1.875–
20 MHz integration band.
Revision 0.55 to 0.6
Changed output duty cycle to 45–55%.
All I2C address now in binary.
Changed ordering information to reflect 710 MHz
limit.
Info on POR and soft reset added.
Updated Figure 15 on page 27.
Added register section.
Update programming procedure in “3.5. Configuring
the Si5338” to improve robustness.
Updated Figure 9 to include the entire programming
procedure.
Detectors" on page 18 to show the location of the
LOS detector circuits.
Updated input circuit diagrams in "3.2. Input Stage"
Update block diagrams with new input circuit
diagrams.
Revision 0.6 to 0.65
page 22 for consistency with register description.
Revision 0.65 to 1.0
Expanded PCI jitter specifications in Table 12.
Moved “Si5338 Registers” section to AN411.
Revised CMOS output currents down for each
CMOS driver that is active in Table 3.
Clarified CMOS output loads in Table 3
Added peak reflow temperature and footnote in
Added sticky and mask register info in "3.6. Status
Added more information to Table note about CMOS
outputs and jitter in Table 12.
Changed all reference of MultiSynth Mn to MSn
Added "11. Top Marking" on page 40.
Reworded 3.5.2 and 3.5.3 for clarity.
Revision 1.0 to 1.1
Replaced all references to AN411 with "Si5338
Reference Manual" (AN411 has been replaced by
the Si5338 Reference Manual).
Clarified crystal specifications in Tables 8, 9, 10, 11
and added references to AN360.
Revision 1.1 to 1.2
Updated Table 2 on page 4.
Added CML current consumption specification.
Updated Table 6 on page 8.
Corrected tR/tF for output clocks (single-ended) from
1.7 ns (max ) to 2.0 ns (max).
Added CML Output Voltage parameter.
Updated Table 12 on page 13.
Updated typical specifications for total jitter for PCI
Express 1.1 Common clocked topology.
Updated typical specifications for RMS jitter for PCI
Express 2.1 Common clocked topology.
Removed RMS jitter specification for PCI Express 2.1
相关PDF资料 |
PDF描述 |
|---|---|
| H3AAH-2606G | IDC CABLE - HSC26H/AE26G/HSC26H |
| 0982660138 | CBL 12POS 0.5MM JMPR TYPE D 1' |
| 0982661084 | CBL 37POS 0.5MM JMPR TYPE D 6" |
| HMC08DRTH | CONN EDGECARD 16POS DIP .100 SLD |
| EBC43DCSD-S288 | CONN EDGECARD 86POS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5338F-A01839-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
| SI5338F-A01839-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| Si5338F-A-GM | 功能描述:时钟发生器及支持产品 I2C-PRGRMBL clock generatr 0.16-200MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SI5338F-A-GMR | 功能描述:时钟发生器及支持产品 I2C-Program Clk Gen 0.16-200MHz Pin-Ctrl RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si5338F-B-GM | 功能描述:时钟发生器及支持产品 I2C-PRGRMBL clock generatr 0.16-200MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。