参数资料
型号: SI5338-EVB
厂商: Silicon Laboratories Inc
文件页数: 28/44页
文件大小: 0K
描述: BOARD EVALUATION SI5338
标准包装: 1
主要目的: 计时,时钟发生器
嵌入式:
已用 IC / 零件: Si5338
主要属性: LVPECL/LVDS:160 kHz 至 700 MHz,<1 ps RMS 标准抖动,零 ppm 频率错误
次要属性: 基于 USB 的 GUI,用于编程,I2C/SMBus 兼容接口,1.8、2.5 或 3.3 V
已供物品: 板,线缆,CD,样品
产品目录页面: 628 (CN2011-ZH PDF)
相关产品: 336-1555-5-ND - IC CLK GEN QUAD 200MHZ 24-QFN
336-1554-5-ND - IC CLK GEN QUAD 350MHZ 24-QFN
336-1553-5-ND - IC CLK GEN QUAD 700MHZ 24-QFN
其它名称: 336-1556
Si5338
34
Rev. 1.3
5,6
IN5/IN6
I
Multi
FDBK/FDBKB.
These pins can be used as a differential feedback input in zero
delay mode or as a secondary clock input. See section 3.2,
Figure 3, for termination details. See "3.10.6. Zero-Delay Mode" on
page 27 for zero delay mode set-up. Inputs to these pins must be
ac-coupled.
When not in use, leave IN5 unconnected and IN6 connected to
GND.
7
VDD
Supply
Core Supply Voltage.
This is the core supply voltage, which can operate from a 1.8, 2.5,
or 3.3 V supply. A 0.1 F bypass capacitor should be located very
close to this pin.
8
INTR
O
Open Drain
Interrupt.
A typical pullup resistor of 1–4 k
is used on this pin. This pin can
be pulled up to a supply voltage as high as 3.6 V regardless of the
other supply voltages on pins 7, 11, 15, 16, 20, and 24. The inter-
rupt condition allows the pull up resistor to pull the output up to the
supply voltage.
9
CLK3B
O
Multi
Output Clock B for Channel 3.
May be a single-ended output or half of a differential output with
CLK3A being the other differential half. If unused, leave this pin
floating.
10
CLK3A
O
Multi
Output Clock A for Channel 3.
May be a single-ended output or half of a differential output with
CLK3B being the other differential half. If unused, leave this pin
floating.
11
VDDO3
VDD
Supply
Output Clock Supply Voltage.
Supply voltage (3.3, 2.5, 1.8, or 1.5 V) for CLK3A,B. A 0.1 F
capacitor must be located very close to this pin. If CLK3 is not
used, this pin must be tied to VDD (pin 7, 24).
12
SCL
I
LVCMOS
I2C Serial Clock Input.
This is the serial clock input for the I2C bus. A pullup resistor at this
pin is required. Typical values would be 1–4 k
. See the I2C bus
spec for more information. This pin is 3.3 V tolerant regardless of
the other supply voltages on pins 7, 11, 15, 16, 20, 24. See Regis-
ter 27.
13
CLK2B
O
Multi
Output Clock B for Channel 2.
May be a single-ended output or half of a differential output with
CLK2A being the other differential half. If unused, leave this pin
floating.
14
CLK2A
O
Multi
Output Clock A for Channel 2.
May be a single-ended output or half of a differential output with
CLK2B being the other differential half. If unused, leave this pin
floating.
Table 16. Si5338 Pin Descriptions (Continued)
Pin #
Pin Name
I/O
Signal Type
Description
相关PDF资料
PDF描述
H3AAH-2606G IDC CABLE - HSC26H/AE26G/HSC26H
0982660138 CBL 12POS 0.5MM JMPR TYPE D 1'
0982661084 CBL 37POS 0.5MM JMPR TYPE D 6"
HMC08DRTH CONN EDGECARD 16POS DIP .100 SLD
EBC43DCSD-S288 CONN EDGECARD 86POS .100 EXTEND
相关代理商/技术参数
参数描述
SI5338F-A01839-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338F-A01839-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel
Si5338F-A-GM 功能描述:时钟发生器及支持产品 I2C-PRGRMBL clock generatr 0.16-200MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SI5338F-A-GMR 功能描述:时钟发生器及支持产品 I2C-Program Clk Gen 0.16-200MHz Pin-Ctrl RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
Si5338F-B-GM 功能描述:时钟发生器及支持产品 I2C-PRGRMBL clock generatr 0.16-200MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56