参数资料
型号: SI5368B-C-GQ
厂商: Silicon Laboratories Inc
文件页数: 24/92页
文件大小: 0K
描述: IC CLK MULTIPLIER ATTEN 100TQFP
标准包装: 90
系列: DSPLL®
类型: 时钟放大器,振动衰减器
PLL:
输入: 时钟
输出: CML,CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 4:5
差分 - 输入:输出: 是/是
频率 - 最大: 808MHz
除法器/乘法器: 无/是
电源电压: 1.71 V ~ 3.63 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-TQFP
供应商设备封装: 100-TQFP(14x14)
包装: 托盘
Si5368
30
Rev. 1.0
Reset value = 1110 1101
Register 5.
Bit
D7D6D5D4D3D2D1
D0
Name
ICMOS [1:0]
SFOUT2_REG [2:0]
SFOUT1_REG [2:0]
Type
R/W
Bit
Name
Function
7:6
ICMOS [1:0]
ICMOS [1:0].
When the output buffer is set to CMOS mode, these bits determine the output buffer drive
strength. The first number below refers to 3.3 V operation; the second to 1.8 V operation.
These values assume CKOUT+ is tied to CKOUT–.
00: 8mA/2mA
01: 16 mA/4 mA
10: 24 mA/6 mA
11: 32 mA (3.3 V operation)/8 mA (1.8 V operation)
5:3
SFOUT2_
REG [2:0]
SFOUT2_REG [2:0].
Controls output signal format and disable for CKOUT2 output buffer. The LVPECL and
CMOS output formats draw more current than either LVDS or CML; however, there are
restrictions in the allowed output format pin settings so that the maximum power dissipa-
tion for the TQFP devices is limited when they are operated at 3.3 V. When there are four
enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are
five enabled outputs, there can be no more than three outputs that are either LVPECL or
CMOS.
000: Reserved
001: Disable
010: CMOS (Bypass mode not supported.)
011: Low swing LVDS
100: Reserved
101: LVPECL
110: CML
111: LVDS
2:0
SFOUT1_
REG [2:0]
SFOUT1_REG [2:0].
Controls output signal format and disable for CKOUT1 output buffer. The LVPECL and
CMOS output formats draw more current than either LVDS or CML; however, there are
restrictions in the allowed output format pin settings so that the maximum power dissipa-
tion for the TQFP devices is limited when they are operated at 3.3 V. When there are four
enabled LVPECL or CMOS outputs, the fifth output must be disabled. When there are
five enabled outputs, there can be no more than three outputs that are either LVPECL or
CMOS.
000: Reserved
001: Disable
010: CMOS (Bypass mode not supported.)
011: Low swing LVDS
100: Reserved
101: LVPECL
110: CML
111: LVDS
相关PDF资料
PDF描述
VE-B5T-MY-F4 CONVERTER MOD DC/DC 6.5V 50W
MS3456L32-7PW CONN PLUG 35POS STRAIGHT W/PINS
MS3456L32-7P CONN PLUG 35POS STRAIGHT W/PINS
VE-JV3-MZ-F2 CONVERTER MOD DC/DC 24V 25W
VE-JV3-MZ-F1 CONVERTER MOD DC/DC 24V 25W
相关代理商/技术参数
参数描述
SI5368B-C-GQR 功能描述:时钟合成器/抖动清除器 Precision Clk Xplier Jitter Attn 4In/5Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
Si5368C-B-GQ 功能描述:锁相环 - PLL ANY-RATE CLK MULT JITTER ATTEN 5 OUTS RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
SI5368C-B-GQR 制造商:Silicon Laboratories Inc 功能描述:
Si5368C-C-GQ 功能描述:锁相环 - PLL ANY-RATE CLK MULT JITTER ATTEN 5 OUTS RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
SI5368C-C-GQR 功能描述:时钟合成器/抖动清除器 Precision Clk Xplier Jitter Attn 4In/5Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel