参数资料
型号: SI5368B-C-GQ
厂商: Silicon Laboratories Inc
文件页数: 80/92页
文件大小: 0K
描述: IC CLK MULTIPLIER ATTEN 100TQFP
标准包装: 90
系列: DSPLL®
类型: 时钟放大器,振动衰减器
PLL:
输入: 时钟
输出: CML,CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 4:5
差分 - 输入:输出: 是/是
频率 - 最大: 808MHz
除法器/乘法器: 无/是
电源电压: 1.71 V ~ 3.63 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-TQFP
供应商设备封装: 100-TQFP(14x14)
包装: 托盘
Si5368
Rev. 1.0
81
11
C3B
O
LVCMOS
CKIN3 Invalid Indicator.
This pin performs the CK3_BAD function if CK3_BAD_PIN =1
and is tristated if CK3_BAD_PIN = 0. Active polarity is con-
trolled by CK_BAD_POL.
0 = No alarm on CKIN3.
1 = Alarm on CKIN3.
12
INT_ALM
O
LVCMOS
Interrupt/Alarm Output Indicator.
This pin functions as a maskable interrupt output with active
polarity controlled by the INT_POL register bit. The INT output
function can be turned off by setting INT_PIN = 0. If the ALRM-
OUT function is desired instead on this pin, set
ALRMOUT_PIN = 1 and INT_PIN =0.
0= ALRMOUT not active.
1= ALRMOUT active.
The active polarity is controlled by CK_BAD_POL. If no function
is selected, the pin tristates.
13
57
CS0_C3A
CS1_C4A
I/O
LVCMOS
Input Clock Select/CKIN3 or CKIN4 Active Clock Indicator.
Input: If manual clock selection is chosen, and if
CKSEL_PIN = 1, the CKSEL pins control clock selection and
the CKSEL_REG bits are ignored.
If CKSEL_PIN = 0, the CKSEL_REG register bits control this
function and these inputs tristate. If configured as inputs, these
pins must not float.
Output: If auto clock selection is enabled, then they serve as
the CKIN_n active clock indicator.
0 = CKIN3 (CKIN4) is not the active input clock
1 = CKIN3 (CKIN4) is currently the active input to the PLL
The CKn_ACTV_REG bit always reflects the active clock status
for CKIN_n. If CKn_ACTV_PIN = 1, this status will also be
reflected on the CnA pin with active polarity controlled by the
CK_ACTV_POL bit. If CKn_ACTV_PIN = 0, this output tristates.
16
17
XA
XB
IANALOG
External Crystal or Reference Clock.
External crystal should be connected to these pins to use inter-
nal oscillator based reference. Refer to Family Reference Man-
ual for interfacing to an external reference. External reference
must be from a high-quality clock source (TCXO, OCXO). Fre-
quency of crystal or external clock is set by the RATE pins.
Table 11. Si5368 Pin Descriptions (Continued)
Pin #
Pin Name
I/O
Signal Level
Description
Note: Internal register names are indicated by underlined italics, e.g. INT_PIN. See Si5368 Register Map.
CS[1:0]
Active Input Clock
00
CKIN1
01
CKIN2
10
CKIN3
11
CKIN4
相关PDF资料
PDF描述
VE-B5T-MY-F4 CONVERTER MOD DC/DC 6.5V 50W
MS3456L32-7PW CONN PLUG 35POS STRAIGHT W/PINS
MS3456L32-7P CONN PLUG 35POS STRAIGHT W/PINS
VE-JV3-MZ-F2 CONVERTER MOD DC/DC 24V 25W
VE-JV3-MZ-F1 CONVERTER MOD DC/DC 24V 25W
相关代理商/技术参数
参数描述
SI5368B-C-GQR 功能描述:时钟合成器/抖动清除器 Precision Clk Xplier Jitter Attn 4In/5Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
Si5368C-B-GQ 功能描述:锁相环 - PLL ANY-RATE CLK MULT JITTER ATTEN 5 OUTS RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
SI5368C-B-GQR 制造商:Silicon Laboratories Inc 功能描述:
Si5368C-C-GQ 功能描述:锁相环 - PLL ANY-RATE CLK MULT JITTER ATTEN 5 OUTS RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
SI5368C-C-GQR 功能描述:时钟合成器/抖动清除器 Precision Clk Xplier Jitter Attn 4In/5Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel