参数资料
型号: SOUNDBITE
厂商: Freescale Semiconductor
文件页数: 18/68页
文件大小: 0K
描述: BOARD DEMO AUDIO DEVELOPMENT
标准包装: 1
系列: Symphony™ soundBite
主要目的: 音频,音频处理
已用 IC / 零件: DSPB56371
主要属性: 最高 8 通道数字音频
次要属性: USB、I2C、SPI 接口
已供物品: 板,缆线,CD
Signal/Connection Descriptions
Table 7. Serial Host Interface Signals (continued)
Signal
Name
Signal Type
State
during
Reset
Signal Description
18
MOSI
HA0
SS
HA2
HREQ
Input or
output
Input
Input
Input
Input or
Output
Tri-stated SPI Master-Out-Slave-In —When the SPI is configured as a master, MOSI is the
master data output line. The MOSI signal is used in conjunction with the MISO
signal for transmitting and receiving serial data. MOSI is the slave data input line
when the SPI is configured as a slave. This signal is a Schmitt-trigger input when
configured for the SPI Slave mode.
I 2 C Slave Address 0 —This signal uses a Schmitt-trigger input when configured
for the I 2 C mode. When configured for I 2 C slave mode, the HA0 signal is used to
form the slave device address. HA0 is ignored when configured for the I 2 C master
mode.
This signal is tri-stated during hardware, software and individual reset. Thus,
there is no need for an external pull-up in this state.
Internal Pull up resistor.
This input is 5 V tolerant.
Tri-stated SPI Slave Select —This signal is an active low Schmitt-trigger input when
configured for the SPI mode. When configured for the SPI Slave mode, this signal
is used to enable the SPI slave for transfer. When configured for the SPI master
mode, this signal should be kept deasserted (pulled high). If i t is asserted while
configured as SPI master, a bus error condition is flagged. If SS is deasserted,
the SHI ignores SCK clocks and keeps the MISO output signal in the
high-impedance state.
I 2 C Slave Address 2 —This signal uses a Schmitt-trigger input when configured
for the I 2 C mode. When configured for the I 2 C Slave mode, the HA2 signal is used
to form the slave device address. HA2 is ignored in the I 2 C master mode.
This signal is tri-stated during hardware, software and individual reset. Thus,
there is no need for an external pull-up in this state.
Internal Pull up resistor.
This input is 5 V tolerant.
Tri-stated Host Request —This signal is an active low Schmitt-trigger input when
configured for the master mode but an active low output when configured for the
slave mode.
When configured for the slave mode, HREQ is asserted to indicate that the SHI
is ready for the next data word transfer and deasserted at the first clock pulse of
the new data word transfer. When configured for the master mode, HREQ is an
input. When asserted by the external slave device, it will trigger the start of the
data word transfer by the master. After finishing the data word transfer, the master
will await the next assertion of HREQ to proceed to the next transfer.
This signal is tri-stated during hardware, software, personal reset, or when the
HREQ1–HREQ0 bits in the HCSR are cleared. There is no need for an external
pull-up in this state.
Internal Pull up resistor.
This input is 5 V tolerant.
DSP56371 Data Sheet, Rev. 4.1
Freescale Semiconductor
相关PDF资料
PDF描述
SP339EER1-0A-EB BOARD EVALUATION FOR SP339E
SP720ABG TVS ARRAY ESD 14 INPUT 16-SOIC
SP720ABT TVS ARRAY ESD 14 INPUT 16-SOIC
SP721ABG TVS ARRAY ESD 6 INPUT 8-SOIC
SP721ABT TVS ARRAY ESD 6 INPUT 8-SOIC
相关代理商/技术参数
参数描述
SOURCE INSPECTION 制造商:Vishay Dale 功能描述:FACTORY INSPECTION
SOURCE INSPECTION CHARGE 制造商:Leach International Corporation 功能描述:SUB MINIATURE - Virtual or Non-Physical Inventory (Software & Literature)
SOURCEINSPECTION/SG1549Y-12824 制造商:Microsemi Corporation 功能描述:CURRENT SENSE LATCH - Bulk
SOVEREIGN 10-300 制造商:Fane International 功能描述:Sovereign Series 10" Professional Audio Woofer - 300W RMS
SOVEREIGN 12-200 制造商:Fane International 功能描述:Sovereign Series 12 Inch Prosound Woofer 200W