参数资料
| 型号： | SOUNDBITE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 8/68页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO AUDIO DEVELOPMENT |
| 标准包装： | 1 |
| 系列： | Symphony™ soundBite |
| 主要目的： | 音频，音频处理 |
| 已用 IC / 零件： | DSPB56371 |
| 主要属性： | 最高 8 通道数字音频 |
| 次要属性： | USB、I2C、SPI 接口 |
| 已供物品： | 板，缆线，CD |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
DSP56371 Overview
?
2.4.6
Triggering from interrupt lines and all peripherals
PLL-based Clock Oscillator
The clock generator in the DSP56300 core is composed of two main blocks: the PLL, which performs
clock input division, frequency multiplication, skew elimination and the clock generator (CLKGEN),
which performs low-power division and clock pulse generation. PLL-based clocking:
? Allows change of low-power divide factor (DF) without loss of lock
? Provides output clock with skew elimination
? Provides a wide range of frequency multiplications (1 to 255), predivider factors (1 to 31), PLL
feedback multiplier (2 or 4), output divide factor (1, 2 or 4), and a power-saving clock divider
(2 i : i = 0 to 7) to reduce clock noise
The PLL allows the processor to operate at a high internal clock frequency using a low frequency clock
input. This feature offers two immediate benefits:
? A lower frequency clock input reduces the overall electromagnetic interference generated by a
system.
? The ability to oscillate at different frequencies reduces costs by eliminating the need to add
additional oscillators to a system.
NOTE
The PLL will momentarily overshoot the target frequency when the PLL is first enabled or
when the VCO frequency is modified. It is important that when modifying the PLL
Overview be followed.
2.4.7
On-Chip Memory
The memory space of the DSP56300 core is partitioned into program memory space, X data memory space
and Y data memory space. The data memory space is divided into X and Y data memory in order to work
with the two Address ALUs and to feed two operands simultaneously to the Data ALU. Memory space
includes internal RAM and ROM and can not be expanded off-chip.
There is an instruction patch module. The patch module is used to patch program ROM. The memory
switch mode is used to increase the size of program RAM as needed (switch from X data RAM and/or Y
data RAM).
There are on-chip ROMs for program and bootstrap memory (64K x 24-bit), X ROM (32K x 24-bit) and
Y ROM (32K x 24-bit).
More information on the internal memory is provided in the DSP56371 User ’s Manual, Memory section.
2.4.8
Off-Chip Memory Expansion
Memory cannot be expanded off-chip. There is no external memory bus.
DSP56371 Data Sheet, Rev. 4.1
8
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| SP339EER1-0A-EB | BOARD EVALUATION FOR SP339E |
| SP720ABG | TVS ARRAY ESD 14 INPUT 16-SOIC |
| SP720ABT | TVS ARRAY ESD 14 INPUT 16-SOIC |
| SP721ABG | TVS ARRAY ESD 6 INPUT 8-SOIC |
| SP721ABT | TVS ARRAY ESD 6 INPUT 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SOURCE INSPECTION | 制造商:Vishay Dale 功能描述:FACTORY INSPECTION |
| SOURCE INSPECTION CHARGE | 制造商:Leach International Corporation 功能描述:SUB MINIATURE - Virtual or Non-Physical Inventory (Software & Literature) |
| SOURCEINSPECTION/SG1549Y-12824 | 制造商:Microsemi Corporation 功能描述:CURRENT SENSE LATCH - Bulk |
| SOVEREIGN 10-300 | 制造商:Fane International 功能描述:Sovereign Series 10" Professional Audio Woofer - 300W RMS |
| SOVEREIGN 12-200 | 制造商:Fane International 功能描述:Sovereign Series 12 Inch Prosound Woofer 200W |
发布紧急采购，3分钟左右您将得到回复。