参数资料
型号: SOUNDBITE
厂商: Freescale Semiconductor
文件页数: 6/68页
文件大小: 0K
描述: BOARD DEMO AUDIO DEVELOPMENT
标准包装: 1
系列: Symphony™ soundBite
主要目的: 音频,音频处理
已用 IC / 零件: DSPB56371
主要属性: 最高 8 通道数字音频
次要属性: USB、I2C、SPI 接口
已供物品: 板,缆线,CD
DSP56371 Overview
2.4.2
Address Generation Unit (AGU)
The AGU performs the effective address calculations using integer arithmetic necessary to address data
operands in memory and contains the registers used to generate the addresses. It implements four types of
arithmetic: linear, modulo, multiple wrap-around modulo and reverse-carry. The AGU operates in parallel
with other chip resources to minimize address-generation overhead.
The AGU is divided into two halves, each with its own Address ALU. Each Address ALU has four sets of
register triplets, and each register triplet is composed of an address register, an offset register and a
modifier register. The two Address ALUs are identical. Each contains a 24-bit full adder (called an offset
adder).
A second full adder (called a modulo adder) adds the summed result of the first full adder to a modulo
value that is stored in its respective modifier register. A third full adder (called a reverse-carry adder) is
also provided.
The offset adder and the reverse-carry adder are in parallel and share common inputs. The only difference
between them is that the carry propagates in opposite directions. Test logic determines which of the three
summed results of the full adders is output.
Each Address ALU can update one address register from its respective address register file during one
instruction cycle. The contents of the associated modifier register specifies the type of arithmetic to be used
in the address register update calculation. The modifier value is decoded in the Address ALU.
2.4.3
Program Control Unit (PCU)
The PCU performs instruction prefetch, instruction decoding, hardware DO loop control and exception
processing. The PCU implements a seven-stage pipeline and controls the different processing states of the
DSP56300 core. The PCU consists of the following three hardware blocks:
? Program decode controller (PDC)
? Program address generator (PAG)
? Program interrupt controller
The PDC decodes the 24-bit instruction loaded into the instruction latch and generates all signals necessary
for pipeline control. The PAG contains all the hardware needed for program address generation, system
stack and loop control. The Program interrupt controller arbitrates among all interrupt requests (internal
interrupts, as well as the five external requests: IRQA, IRQB, IRQC, IRQD and NMI) and generates the
appropriate interrupt vector address.
PCU features include the following:
6
?
?
?
?
?
?
Position independent code support
Addressing modes optimized for DSP applications (including immediate offsets)
On-chip instruction cache controller
On-chip memory-expandable hardware stack
Nested hardware DO loops
Fast auto-return interrupts
DSP56371 Data Sheet, Rev. 4.1
Freescale Semiconductor
相关PDF资料
PDF描述
SP339EER1-0A-EB BOARD EVALUATION FOR SP339E
SP720ABG TVS ARRAY ESD 14 INPUT 16-SOIC
SP720ABT TVS ARRAY ESD 14 INPUT 16-SOIC
SP721ABG TVS ARRAY ESD 6 INPUT 8-SOIC
SP721ABT TVS ARRAY ESD 6 INPUT 8-SOIC
相关代理商/技术参数
参数描述
SOURCE INSPECTION 制造商:Vishay Dale 功能描述:FACTORY INSPECTION
SOURCE INSPECTION CHARGE 制造商:Leach International Corporation 功能描述:SUB MINIATURE - Virtual or Non-Physical Inventory (Software & Literature)
SOURCEINSPECTION/SG1549Y-12824 制造商:Microsemi Corporation 功能描述:CURRENT SENSE LATCH - Bulk
SOVEREIGN 10-300 制造商:Fane International 功能描述:Sovereign Series 10" Professional Audio Woofer - 300W RMS
SOVEREIGN 12-200 制造商:Fane International 功能描述:Sovereign Series 12 Inch Prosound Woofer 200W