参数资料
型号: ST72E734J6D0
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42
封装: CERAMIC, SDIP-42
文件页数: 18/144页
文件大小: 1280K
代理商: ST72E734J6D0
ST72774/ST727754/ST72734
114/144
DDC INTERFACE (Cont’d)
DDC1/2B CONTROL REGISTER (DCR)
Read / Write
Reset Value: 0000 0000 (00h)
Bit 7 = Reserved.
Forced by hardware to 0.
Bit 5 = EDF
End of Download interrupt Flag.
This bit is set by hardware and cleared by
software.
0: Download not started or not completed yet.
1: Download completed. Last byte of data struc-
ture (relative address 7Fh or FFh) has been
stored in RAM.
Bit 4 = EDE
End of Download interrupt Enable.
This bit is set and cleared by software.
0: Interrupt disabled.
1: A DDC1/2B interrupt is generated if EDF bit is
set.
Bits 6, 3:2 = CF[2:0]
Configuration bits.
These bits are set and cleared by software only
when the peripheral is disabled (HWPE = 0). They
define which EDID structure version is used and
which Device Addresses are recognized as shown
in the following table:
Bit 1 = WP
Write Protect.
This bit is set and cleared by software.
0: Enable writes to the RAM.
1: Disable DMA write transfers and protect the
RAM content. CPU writes to the RAM are not
affected.
Bit 0= HWPE
Peripheral Enable.
This bit is set and cleared by software.
0: Release the SDA port pin and ignore Vsync
and SCL port pins. The other bits of the DCR
and the content of the AHR are left un-
changed.
1: Enable the DDC Interface and respond to the
DDC1/DDC2B protocol.
ADDRESS POINTER HIGH REGISTER (AHR)
Read / Write
Reset Value: see Register Map
AHR contains the 8 MSB’s of the 16-bit address
pointer. It therefore defines the location of the 256-
byte block containing the data structure within the
CPU address space.
Note: AHR0 is ignored when CF[1:0] = 10 (P&D+ v2
mode) to allow non-overlapping 128-byte and 256-
byte data structures.
70
0
CF2
EDF
EDE
CF1
CF0
WP
HWPE
70
MSB
LSB
CF[2:0] Bit
Values
EDID version used
DDC1 Mode support / Transition Mode support
DDC2B Addresses Recognized
000
DDC v2
Yes (128b EDID) / Yes
128b-EDID
@A0h/A1h
001
P&D
No
256b-EDID
@ A2h/A3h
010
v2 + P&D
Yes (128b EDID) / Yes
128b-EDID
@A0h/A1h
256b-EDID
@ A2h/A3h
011
FPDI-2
No
256b-EDID
@ A6h/A7h
100
DDC v2
No
128b-EDID
@A0h/A1h
101
Reserved
d sd
110
v2 + P&D
No
128b-EDID
@A0h/A1h
256b-EDID
@ A2h/A3h
111
Reserved
d sd
相关PDF资料
PDF描述
ST72T774S9T1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44
ST7294C6B6 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28
ST72T94C6M6 8-BIT, OTPROM, MICROCONTROLLER, PDSO28
ST72C171K2B6 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
ST72E85A5G0 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80
相关代理商/技术参数
参数描述
ST72F260G1B5 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F260G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI/I2C/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F260G1M6/TR 功能描述:8位微控制器 -MCU 8B MCU FLASH OR ROM MEMORY RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F262G1B5 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F262G1B6 功能描述:8位微控制器 -MCU 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT