- 您现在的位置：买卖IC网 > PDF目录98145 > ST72T774S9T1 (STMICROELECTRONICS) 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ST72T774S9T1 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | TQFP-44 |
| 文件页数： | 144/144页 |
| 文件大小： | 1280K |
| 代理商： | ST72T774S9T1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页当前第144页
ST72774/ST727754/ST72734
99/144
DDC INTERFACE (Cont’d)
4.8.5 DDC Standard
The DDC standard is divided in several data
transfer protocols: DDC1, DDC2B, DDC/CI.
For DDC1/2B, refer to the “VESA DDC Standard
v3.0” specification. For DDC/CI refer to the “VESA
DDC Commands Interface v1.0”
– DDC1 is a uni-directional transmission of EDID
v1 (128 bytes) from display to host clocked by
VSYNCI.
– DDC2B is a uni-directional channel from display
to host. The host computer uses base-level I2C
commands to read the EDID data from the dis-
play which is always in slave mode.
Specific types of display contain EDID at fixed
I2C device addresses within the device (refer to
Table 25).
– DDC/CI is a bi-directional channel between the
host computer and the display. The DDC/CI of-
fers a display control interface based on I2C bus.
It includes the DDC2Bi and DDC2AB standards.
Note: The DDC2AB standard is no longer handled by the
interface.
4.8.5.1 DDC1/2B Interface
4.8.5.1.1 Functionnal description
Refer to the DCR, AHR registers in Section 4.8.6.
for the bit definitions.
The DDC1/2B Interface acts as an I/O interface
between a DDC bus and the microcontroller
memory. In addition to receiving and transmitting
serial data, this interface directly transfers parallel
data to and from memory using a DMA engine,
only halting CPU activity for two clock cycles
during each byte transfer.
The interface supports by hardware:
– Two DDC communication protocols called DDC1
and DDC2B.
– Write operations into RAM.
– Read operations from RAM.
In DDC1, the interface reads sequential EDID v1
data bytes from the microcontroller memory, and
transmits them on SDA synchronized with Vsync.
In DDC2B mode, it operates in I2C slave mode.
The DDC1/2B Interface supports several DDC
versions configured using the CF[2:0] bits in the
DCR register which can only be changed while the
interface is disabled (HWPE bit=0 in the DCR
register). They define which EDID structure
version is used and which Device Addresses are
recognized.
Depending on the DDC version, one or two device
address
pairs
will
be
recognized
and
the
corresponding EDID structure will be validated
(refer to Table 25):
– DDC v2 (CF2=0,CF1=0,CF0=0): DDC1 is ena-
bled and device addresses A0h/A1h are recog-
nized. EDID v1 is used.
– DDC v2 (CF2=1,CF1=0,CF0=0): DDC1 is disa-
bled and device addresses A0h/A1h are recog-
nized. EDID v1 is used.
– Plug and Display (CF2=0,CF1=0,CF0=1):
DDC1 is disabled and device addresses A2h/
A3h are recognized. EDID v2 is used.
– Plug and Display + DDC v2 (CF2=0,CF1=1,
CF0=0): DDC1 is enabled and device addresses
A0h/A1h and A2h/A3h are recognized. Both
EDID structures v1 and v2 are used.
– Plug and Display + DDC v2 (CF2=1,CF1=1,
CF0=0): DDC1 is disabled and device addresses
A0h/A1h and A2h/A3h are recognized. Both
EDID structures v1 and v2 are used.
– FPDI (CF2=0,CF1=1, CF0=1): DDC1 is disabled
and device addresses A6h/A7h are recognized.
EDID v2 is used.
Table 25. Valid Device Addresses and EDID structure
Device Address
CF2 bit
CF1 bit
CF0 bit
Transfer Type
EDID v1:
A0h / A1h = 1010 000x
x
0
128-byte EDID structure write/read
EDID v2:
A2h / A3h = 1010 001x
001
256-byte EDID structure write/read
010
110
EDID v2:
A6h / A7h = 1010 011x
1
256-byte EDID structure write/read
reserved
1
x
1
reserved
相关PDF资料 |
PDF描述 |
|---|---|
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
| ST72T94C6M6 | 8-BIT, OTPROM, MICROCONTROLLER, PDSO28 |
| ST72C171K2B6 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
| ST72E85A5G0 | 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80 |
| ST72F321J9T7 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST730 | 制造商:IRF 制造商全称:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST7-30 | 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST-7300 | 制造商:GC Electronics 功能描述: |
| ST730186-3 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| ST730268-1 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
发布紧急采购，3分钟左右您将得到回复。