参数资料
型号: TC58FVT321-10
厂商: Toshiba Corporation
英文描述: 32M Bit (4M×8Bits ) CMOS Flash Memory(4M×8位CMOS闪速存储器)
中文描述: 32兆位(4米× 8位)的CMOS闪存(4米× 8位的CMOS闪速存储器)
文件页数: 7/46页
文件大小: 518K
代理商: TC58FVT321-10
TC58FVT321/B321FT-10
2000-08-30 7/46
Command Write
The TC58FVT321/B321 uses the standard JEDEC control commands for a single-power supply E
2
PROM. A
Command Write is executed by inputting the address and data into the Command Register. The command is
written by inputting a pulse to WE with CE
=
V
IL
and OE
=
V
IH
( WE control). The command can also be
written by inputting a pulse to CE with WE
=
V
IL
(CE control). The address is latched on the falling edge of
either WE or CE. The data is latched on the rising edge of either WE or CE. DQ0~DQ7 are valid for data
input and DQ8~DQ15 are ignored.
To abort input of the command sequence use the Reset command. The device will reset the Command Register
and enter Read Mode. If an undefined command is input, the Command Register will be reset and the device will
enter Read Mode.
Software Reset
Apply a software reset by inputting a Read/Reset command. A software reset returns the device from ID Read
Mode or CFI Mode to Read Mode, releases the lock state if automatic operation has ended abnormally, and clears
the Command Register.
Hardware Reset
A hardware reset initializes the device and sets it to Read Mode. When a pulse is input to RESET for t
RP
, the
device abandons the operation which is in progress and enters Read Mode after t
READY
. Note that if a hardware
reset is applied during data overwriting, such as a Write or Erase operation, data at the address or block being
written to at the time of the reset will become undefined.
After a hardware reset the device enters Read Mode if RESET
=
V
IH
or Standby Mode if RESET
=
V
IL
. The
DQ pins are High-Impedance when RESET
=
V
IL
. After the device has entered Read Mode, Read operations
and input of any command are allowed.
Comparison between Software Reset and Hardware Reset
ACTION
SOFTWARE RESET
HARDWARE RESET
Releases ID Read
Mode or CFI Mode.
True
True
Clears the Command Register.
True
True
Releases the lock state if automatic operation has ended abnormally.
True
True
Stops any automatic operation which is in progress.
False
True
Stops any operation other than the above and returns
the device to
Read Mode.
False
True
/Word Mode
BYTE is used select Word Mode (16 bits) or Byte Mode (8 bits) for the TC58FVT321/B321. If V
IH
is input to
BYTE , the device will operate in Word Mode. Read data or write commands using DQ0~DQ15. When V
IL
is
input to BYTE , read data or write commands using DQ0~DQ7. DQ15/A-1 is used as the lowest address.
DQ8~DQ14 will become High-Impedance.
相关PDF资料
PDF描述
TC58FV321 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 32-MBIT (4M X 8 BITS / 2M X 16 BITS) CMOS FLASH MEMORY
TC58NS256DC TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 256-MBIT (32M ?8 BITS) CMOS NAND E2PROM (32M BYTE SmartMediaTM)
TC58V32ADC 32M Bit (4M×8Bits ) CMOS Flash Memory(4M×8位CMOS闪速存储器)
TC59RM716RB-6 128M Bits(256K x16x32Banks)DRAM(128M位(256K x16x32组)动态RAM)
TC59RM716RB-7 128M Bits(256K x16x32Banks)DRAM(128M位(256K x16x32组)动态RAM)
相关代理商/技术参数
参数描述
TC58FVT321-70 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 32-MBIT (4M X 8 BITS / 2M X 16 BITS) CMOS FLASH MEMORY
TC58FVT321FT-10 制造商:Toshiba America Electronic Components 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 4M x 8/2M x 16 100ns 48-Pin TSOP-I
TC58FVT321FT-70 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 32-MBIT (4M X 8 BITS / 2M X 16 BITS) CMOS FLASH MEMORY
TC58FVT321XB 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 32-MBIT (4M X 8 BITS / 2M X 16 BITS) CMOS FLASH MEMORY
TC58FVT321XB-10 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 32-MBIT (4M X 8 BITS / 2M X 16 BITS) CMOS FLASH MEMORY