- 您现在的位置：买卖IC网 > PDF目录98202 > TDA8757AHL/21 (NXP SEMICONDUCTORS) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 PDF资料下载
参数资料
| 型号： | TDA8757AHL/21 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封装： | PLASTIC, HLQFP-144 |
| 文件页数： | 8/37页 |
| 文件大小： | 908K |
| 代理商： | TDA8757AHL/21 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
Philips Semiconductors
TDA8757A
Triple 8-bit ADC 205 Msps
Preliminary data
Rev. 01 — 22 March 2002
16 of 37
9397 750 09549
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
It is possible to control the phase of the ADC clock (CKADC), through the serial
interface, with the included digital phase-shift controller. The phase register (5 bits)
enables to shift the phase by steps of 11.25 deg.
The CKREF signal is resynchronized by the synchro-block on the CKADC clock. The
new reference is available on pin CKREFO. This synchronization may be done either
with the CKREF signal directly, or with the output of the divider in the PLL (see
The selection is done via the serial interface by setting bit ‘Ckrs’ in the phase register
(Ckrs = 1 when the CKREF signal is used). The polarity of the signal on pin CKREFO
is controlled through the serial interface by setting bit ‘Ckrp’ in register DEMUX
(positive polarity if Ckrp = 0). The width of this signal is xed to 8 clock cycles.
The PLL provides also a CKDATA clock. This clock is synchronized on the data
outputs whatever the output mode is.
It is possible to delay the CKDATA clock with a constant time (
τ=3 ns, compared to
the outputs) by setting bit ‘Ckdd’ to logic 1 in register DEMUX. Moreover, it is possible
to reverse the CKDATA clock, referenced to the outputs, by setting bit ‘Ckdp’ in
register DEMUX.
The maximum capacitive load for each clock output is 10 pF.
If an external clock is used, it has to be connected to pin CKEXT. Bit ‘Ckext’ and
bit ‘Ckrs’ in the phase register have to be set at logic 1. Moreover, it is also important
to disconnect the internal PLL by using the following settings:
Set bit ‘Do’ in the control register to logic 1.
Set bits ‘Vco1’ and ‘Vco0’ in register VCO to logic 0.
There is a delay between the input signal on pin CKREF and the corresponding
tCKREFO = either tCKAO (if clock phase >01000) or tCKAO +TCLK(pixel) (if phase <01000)
tCKAO =tCLK(buffer) +tphase selector
tCLK(buffer) = tbf and tphase selector =
Fig 8.
Timing diagram; CKREFO; Dmx = 0.
CKREF
CKADC
CKREFO
Ckrp = 0
CKREFO
Ckrp = 1
8 clock periods
FCE699
tCKAO
tCKREFO
phase
2
π
---------------
T
CLK pixel
()
相关PDF资料 |
PDF描述 |
|---|---|
| TDA8757CHV/21 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| TDA8757CHV/17 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| TDA8758GPB | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TDA8758GP | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TDA8760K/4A | 1-CH 10-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TDA8757HL | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Triple 8-bit ADC 170 Msps |
| TDA8758 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface |
| TDA8758G | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface |
| TDA8759HV/8/C1 | 功能描述:模数转换器 - ADC 3X8-BITS VIDEO ADC 110MSPS RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TDA8759HV/8/C1,551 | 功能描述:模数转换器 - ADC 3X8-BITS VIDEO RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。