收藏本站
参数资料
型号： TMP86CH47IUG
厂商： Toshiba Corporation
英文描述： Zener Diode; Application: General; Pd (mW): 500; Vz (V): 17.5 to 18.3; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
中文描述： 8位微控制器
文件页数： 41/160页
文件大小： 1627K
代理商： TMP86CH47IUG
Page 33
TMP86CH47IUG
3. Interrupt Control Circuit
The TMP86CH47IUG has a total of 18 interrupt sources excluding reset, of which 2 source levels are multiplexed.
Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the rest are
maskable.
Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors.
The interrupt latch is set to “1” by the generation of its interrupt request which requests the CPU to accept its inter-
rupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable
flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is domi-
nated by hardware.
Note 1: The INTSEL register is used to select the interrupt source to be enabled for each multiplexed source level (see 3.3 Inter-
rupt Source Selector (INTSEL)).
Note 2: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to “0” (It is set for the “reset request” after reset
is released). For details, see “Address Trap”.
Note 3: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after
reset is released). For details, see "Watchdog Timer".
3.1
Interrupt latches (IL15 to IL2)
An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the unde-
fined instruction interrupt. When interrupt request is generated, the latch is set to “1”, and the CPU is requested to
accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting inter-
rupt. All interrupt latches are initialized to “0” during reset.
The interrupt latches are located on address 003CH and 003DH in SFR area. Each latch can be cleared to "0" indi-
vidually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt
latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instructions
such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if inter-
rupt is requested while such instructions are executed.
Interrupt latches are not set to “1” by an instruction.
Interrupt Factors
Enable Condition
Interrupt
Latch
Vector
Address
Priority
Internal/External
(Reset)
Non-maskable
–
FFFE
1
Internal
INTSWI (Software interrupt)
Non-maskable
–
FFFC
2
Internal
INTUNDEF (Executed the undefined instruction
interrupt)
Non-maskable
–
FFFC
2
Internal
INTATRAP (Address trap interrupt)
Non-maskable
IL2
FFFA
3
Internal
INTWDT (Watchdog timer interrupt)
Non-maskable
IL3
FFF8
4
External
INT0
IMF EF4 = 1, INT0EN = 1
IL4
FFF6
5
External
INT1
IMF EF5 = 1
IL5
FFF4
6
Internal
INTTBT
IMF EF6 = 1
IL6
FFF2
7
Internal
INTTC1
IMF EF7 = 1
IL7
FFF0
8
External
INT2
IMF EF8 = 1
IL8
FFEE
9
Internal
INTTC4
IMF EF9 = 1
IL9
FFEC
10
Internal
INTTC3
IMF EF10 = 1
IL10
FFEA
11
External
INT3
IMF EF11 = 1
IL11
FFE8
12
Internal
INTSIO
IMF EF12 = 1
IL12
FFE6
13
Internal
INTRXD
IMF EF13 = 1
IL13
FFE4
14
External
INT4
IMF EF14 = 1, IL14ER = 0
IL14
FFE2
15
Internal
INTTXD
IMF EF14 = 1, IL14ER = 1
External
INT5
IMF EF15 = 1, IL15ER = 0
IL15
FFE0
16
Internal
INTADC
IMF EF15 = 1, IL15ER = 1
相关PDF资料
PDF描述
TMP86CH47SUG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 18.1 to 19.0; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CH49FG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 18.8 to 19.7; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CH72FG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 19.5 to 20.4; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CK74AFG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 20.2 to 21.1; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CM23AUG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 20.9 to 21.9; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
相关代理商/技术参数
参数描述
TMP86CH47SUG 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86CH47U 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:CMOS 8 BIT MICROCONTROLLER
TMP86CH47UG 制造商:Toshiba America Electronic Components 功能描述:MCU 8BIT TLCS-870 CISC 16KB ROM 5V 44PQFP - Rail/Tube
TMP86CH49FG 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86CH72FG 制造商:Toshiba America Electronic Components 功能描述:TLCS870/C 16K ROM , VFT - Rail/Tube
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*