参数资料
型号: TPS65073TRSLRQ1
厂商: TEXAS INSTRUMENTS INC
元件分类: 电源管理
英文描述: POWER SUPPLY SUPPORT CKT, PQCC48
封装: 6 X 6 MM, 0.4 MM PITCH, PLASTIC, QFN-48
文件页数: 35/90页
文件大小: 1375K
代理商: TPS65073TRSLRQ1
TSX1
TSX2
TSY1
TSY2
RX1
RX2
R Y1
R Y2
R C
NMOS
TSREF
TGATE
TOINT BLOCK
STANDBY MODE
TGATE
22kW
TRESHOLD
DETECTOR
Dataline
stable;
datavalid
DATA
CLK
Change
ofdata
allowed
SLVSAP7 – JANUARY 2011
www.ti.com
Figure 38. Touch Screen Standby Mode
I2C Interface Specification:
Serial interface
The serial interface is compatible with the standard and fast mode I2C specifications, allowing transfers at up to
400kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to
new values depending on the instantaneous application requirements and charger status to be monitored. The
has a 7-Bit address: ‘1001000’, other addresses are available upon contact with the factory. Attempting to read
data from register addresses not listed in this section will result in 00h being read out. For normal data transfer,
SDAT is allowed to change only when SCLK is low. Changes when SCLK is high are reserved for indicating the
start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high.
There is one clock pulse per Bit of data. Each data transfer is initiated with a start condition and terminated with
a stop condition. When addressed, the device generates an acknowledge Bit after the reception of each byte.
The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge
Bit. The device must pull down the SDAT line during the acknowledge clock pulse so that the SDAT line is a
stable low during the high period of the acknowledge clock pulse. The SDAT line is a stable low during the high
period of the acknowledge–related clock pulse. Setup and hold times must be taken into account. During read
operations, a master must signal the end of data to the slave by not generating an acknowledge Bit on the last
byte that was clocked out of the slave. In this case, the slave device must leave the data line high to enable the
master to generate the stop condition.
All registers are set to their default value by one of these conditions:
Voltage is below the UVLO threshold defined with registers <UVLO1>, <UVLO0>
PB_IN is asserted LOW for >15s (option)
Figure 39. Bit Transfer on the Serial Interface
40
Copyright 2011, Texas Instruments Incorporated
相关PDF资料
PDF描述
TC151A4924EOA713 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC161B3514EOA723 0.25 A SWITCHING REGULATOR, 100 kHz SWITCHING FREQ-MAX, PDSO8
TC161B1717EOA713 0.25 A SWITCHING REGULATOR, 100 kHz SWITCHING FREQ-MAX, PDSO8
TC161A5520EOA713 0.25 A SWITCHING REGULATOR, 100 kHz SWITCHING FREQ-MAX, PDSO8
TC161A5825EOA713 0.25 A SWITCHING REGULATOR, 100 kHz SWITCHING FREQ-MAX, PDSO8
相关代理商/技术参数
参数描述
TPS650830EVM-095 功能描述:TPS650830 - Power Management, Special Purpose: Mobiles Evaluation Board 制造商:texas instruments 系列:- 零件状态:有效 主要用途:电源管理,专用型: 手机 嵌入式:- 使用的 IC/零件:TPS650830 主要属性:- 辅助属性:图形用户接口,I2C 接口 所含物品:板 标准包装:1
TPS650830ZAJT 功能描述:- Converter, Mobile PCs Voltage Regulator IC 8 Output 168-NFBGA (7x7) 制造商:texas instruments 系列:- 包装:剪切带(CT) 零件状态:有效 应用:转换器,移动式个人电脑 电压 - 输入:5.4 V ~ 24 V 输出数:8 电压 - 输出:多重 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:168-TFBGA 供应商器件封装:168-NFBGA(7x7) 标准包装:1
TPS650830ZCGT 功能描述:- Converter, Mobile PCs Voltage Regulator IC 8 Output 159-NFBGA (9x9) 制造商:texas instruments 系列:- 包装:剪切带(CT) 零件状态:有效 应用:转换器,移动式个人电脑 电压 - 输入:5.4 V ~ 24 V 输出数:8 电压 - 输出:多重 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:159-TFBGA 供应商器件封装:159-NFBGA(9x9) 标准包装:1
TPS650860A0RSKT 功能描述:D-CAP2? Controller, Multicore, CPU, FPGA, SOC’s Voltage Regulator IC 8 Output 64-QFN (8x8) 制造商:texas instruments 系列:D-CAP2?? 包装:剪切带(CT) 零件状态:有效 应用:控制器,多核,CPU,FPGA,SOC 应用 电压 - 输入:4.5 V ~ 21 V 输出数:8 电压 - 输出:多重 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-VFQFN 裸露焊盘 供应商器件封装:64-QFN(8x8) 标准包装:1
TPS650860EVM-116 功能描述:EVALUATION MODULE 制造商:texas instruments 系列:* 零件状态:在售 标准包装:1