- 您现在的位置：买卖IC网 > PDF目录297617 > TSPC603PMAB/C8ME 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 PDF资料下载
参数资料
| 型号： | TSPC603PMAB/C8ME |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 |
| 封装： | CERQUAD-240 |
| 文件页数： | 11/38页 |
| 文件大小： | 704K |
| 代理商： | TSPC603PMAB/C8ME |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
TSPC603p
19/38
4.3.2. Input AC specifications
Table 11 provides the input AC timing specifications for the 603p as defined in Figure 8 and Figure 9.
Table 11 : Input AC timing specifications
Vdd = AVdd = 2.5 V
± 5 % ; OVdd = 3.3 ± 5 % V dc, GND = 0 V dc, –55°C ≤ Tc ≤ 125°C
Num
Characteristics
166 MHz
200 MHz
Unit
Note
Min
Max
Min
Max
10a
Address/data/transfer attribute inputs valid to SYSCLK (input setup)
2.5
-
2.5
-
ns
2
10b
All other inputs valid to SYSCLK (input setup)
4.0
-
4.0
-
ns
3
10c
Mode select inputs valid to HRESET (input setup) (for DRTRY,
QACK and TLBISYNC)
8*
tsys
-
8*
tsys
-
ns
4,5,6,7
11a
SYSCLK to address/data/transfer attribute inputs invalid (input hold)
1.0
-
1.0
-
ns
2
11b
SYSCLK to all other inputs invalid (input hold)
1.0
-
1.0
-
ns
3
11c
HRESET to mode select inputs invalid (input hold) (for DRTRY,
QACK, and TLBISYNC)
0
-
0
-
ns
4,6,7
Notes :
1. All input specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the rising edge of the input
SYSCLK. Both input and output timings are measured at the pin. See Figure 9.
2. Address/data/transfer attribute input signals are composed of the following: A0–A31, AP0–AP3, TT0–TT4, TC0–TC1, TBST, TSIZ0–TSIZ2,
GBL, DH0–DH31, DL0–DL31, DP9–DP7.
3. All other input signals are compsed of the following: TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, HRESET,
SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET. See Figure 9.
5. tSYS is the period of the external clock (SYSCLK) in nanoseconds.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode only. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the
PLL relock time (100
ms) during the power-on reset sequence.
Figure 8 : Input timing diagram
相关PDF资料 |
PDF描述 |
|---|---|
| TSPC603PMAB/T8ME | 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 |
| TSPC603PVA8ME | 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 |
| TS(X)PC603PMA6ME | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
| TSPC603PVGU8ME | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| TSPC603PVGU/T6ME | 32-BIT, 166 MHz, RISC PROCESSOR, CBGA255 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC603R | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RCAB/Q8L | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RCAB/Q8LC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8L | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMAB/Q8LC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
发布紧急采购，3分钟左右您将得到回复。