- 您现在的位置：买卖IC网 > PDF目录16246 > TVP5150AEVM (Texas Instruments)TVP5150AEVM PDF资料下载
参数资料
| 型号： | TVP5150AEVM |
| 厂商： | Texas Instruments |
| 文件页数： | 11/74页 |
| 文件大小： | 0K |
| 描述： | TVP5150AEVM |
| 标准包装： | 1 |
| 主要目的： | 视频，视频解码器 |
| 已用 IC / 零件： | TVP5150A |
| 主要属性： | NTSC/PAL 数字视频解码器 |
| 次要属性： | 图形用户接口，I²C 接口 |
| 已供物品： | 2 个板，线缆，CD，电源 |
| 配用： | 296-23058-ND - EVAL MODULE FOR DM642 |
| 相关产品： | TVP5150PBSR-ND - IC NTSC/PAL/SECAM DECODER 32TQFP TVP5150APBSRG4-ND - IC VIDEO DECODER 8BIT 32TQFP TVP5150AM1ZQCR-ND - IC VIDEO DECODER 8BIT 48BGA TVP5150AM1PBSRG4-ND - IC VIDEO DECODER 8BIT 32TQFP TVP5150AM1PBSG4-ND - IC VIDEO DECODER 8BIT 32TQFP 296-32781-ND - IC VIDEO DECODER 8BIT 32TQFP 296-32780-ND - IC VIDEO DECODER 8BIT 48BGA 296-27133-ND - IC VIDEO DECODER 8BIT 32TQFP 296-23026-6-ND - IC VIDEO DECODER 48-BGA 296-23025-6-ND - IC VIDEO DECODER 32-TQFP 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
29
2.15 I2C Host Interface
The I2C standard consists of two signals, serial input/output data line (SDA) and input/output clock line (SCL), which
carry information between the devices connected to the bus. A third signal (I2CSEL) is used for slave address
selection. Although the I2C system can be multimastered, the TVP5150A decoder functions as a slave device only.
Both SDA and SCL must be connected to a positive supply voltage via a pullup resistor. When the bus is free, both
lines are high. The slave address select terminal (I2CSEL) enables the use of two TVP5150A decoders tied to the
same I2C bus. At power up, the status of the I2CSEL is polled. Depending on the write and read addresses to be used
for the TVP5150A decoder, it can either be pulled low or high through a resistor. This terminal is multiplexed with
YOUT7 and hence must not be tied directly to ground or VDD. Table 26 summarizes the terminal functions of the
I2C-mode host interface.
Table 25. Write Address Selection
I2CSEL
WRITE ADDRESS
0
B8h
1
BAh
Table 26. I2C Terminal Description
SIGNAL
TYPE
DESCRIPTION
I2CSEL (YOUT7)
I
Slave address selection
SCL
I/O (open drain)
Input/output clock line
SDA
I/O (open drain)
Input/output data line
Data transfer rate on the bus is up to 400 kbits/s. The number of interfaces connected to the bus is dependent on
the bus capacitance limit of 400 pF. The data on the SDA line must be stable during the high period of the SCL except
for start and stop conditions. The high or low state of the data line can only change with the clock signal on the SCL
line being low. A high-to-low transition on the SDA line while the SCL is high indicates an I2C start condition. A
low-to-high transition on the SDA line while the SCL is high indicates an I2C stop condition.
Every byte placed on the SDA must be 8 bits long. The number of bytes which can be transferred is unrestricted. Each
byte must be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the I2C master.
2.15.1 I2C Write Operation
Data transfers occur utilizing the following illustrated formats.
An I2C master initiates a write operation to the TVP5150A decoder by generating a start condition (S) followed by
the TVP5150A I2C address (as shown below), in MSB first bit order, followed by a 0 to indicate a write cycle. After
receiving an acknowledge from the TVP5150A decoder, the master presents the subaddress of the register, or the
first of a block of registers it wants to write, followed by one or more bytes of data, MSB first. The TVP5150A decoder
acknowledges each byte after completion of each transfer. The I2C master terminates the write operation by
generating a stop condition (P).
Step 1
0
I2C Start (master)
S
Step 2
7
6
5
4
3
2
1
0
I2C General address (master)
1
0
1
0
X
0
Step 3
9
I2C Acknowledge (slave)
A
Step 4
7
6
5
4
3
2
1
0
I2C Write register address (master)
addr
相关PDF资料 |
PDF描述 |
|---|---|
| VE-274-EY-S | CONVERTER MOD DC/DC 48V 50W |
| UVZ1C103MHD | CAP ALUM 10000UF 16V 20% RADIAL |
| A3AAB-5036G | IDC CABLE- ASC50B/AE50G/ASC50B |
| EET-UQ2S391LA | CAP ALUM 390UF 420V 20% SNAP |
| M3TMK-1018R | IDC CABLE - MSD10K/MC10M/MCG10K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TVP5150AM1 | 制造商:Texas Instruments 功能描述:Ultra-low Power Video Decoder TVP5150AM1 |
| TVP5150AM1-EP | 制造商:TI 制造商全称:Texas Instruments 功能描述:Ultralow-Power NTSC/PAL/SECAM Video Decoder |
| TVP5150AM1IPBS | 功能描述:视频 IC Ultralow Pwr NTSC PAL/SECAM Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel |
| TVP5150AM1IPBS | 制造商:Texas Instruments 功能描述:IC VIDEO DECODER 9BIT 30MSPS TQFP-32 制造商:Texas Instruments 功能描述:IC, VIDEO DECODER, 9BIT, 30MSPS, TQFP-32 |
| TVP5150AM1IPBSQ1 | 功能描述:视频 IC UltraLo Pwr NTSC/ PAL/SECAM Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。