- 您现在的位置：买卖IC网 > PDF目录98307 > TVP7002PZPR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | TVP7002PZPR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封装： | GREEN, PLASTIC, HTQFP-100 |
| 文件页数： | 42/57页 |
| 文件大小： | 517K |
| 代理商： | TVP7002PZPR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
SLES206B
– MAY 2007 – REVISED MAY 2011
Lines Per Frame Status
Subaddress
37h
–38h
Read only
Subaddress
7
6
5
4
3
2
1
0
37h
Lines per Frame [7:0]
38h
Reserved
mac detect
P/I detect
Reserved
Lines per Frame [11:8]
mac detect: Macrovision pseudo-sync detection status
0 = Macrovision not detected
1 = Macrovision detected
P/I detect: Progressive/interlaced video detection status. Not dependent on the H-PLL being locked.
0 = Interlaced video detected
1 = Progressive video detected
Lines per Frame [11:0]: Number of lines per frame.
The lines per frame value may be used along with the clocks per line value (subaddresses 39h
–3Ah) to determine the vertical frequency
(fV) of the video input.
fV = clock reference frequency / clocks per line / lines per frame
NOTE: The Lines per Frame counter is not dependent on the H-PLL being locked.
Table 16. Expected Status Read-Back When Using a 27-MHz REFCLK
Clocks Per
Lines per
HSYNC
Format
I/P Bit
HS POL
Line
frame
Width
480i60Hz
1716
525
126
0
1
480p60Hz
858
525
63
1
576i50Hz
1728
625
126
0
1
576p50Hz
864
625
63
1
720p60Hz
600
750
14
1
1080i60Hz
800
1125
16
0
1
1080p60Hz
400
1125
8
1
XGA60Hz
558
806
56
1
0
XGA75Hz
449
800
32
1
Clocks Per Line Status
Subaddress
39h
–3Ah
Read only
Subaddress
7
6
5
4
3
2
1
0
39h
Clocks per Line [7:0]
3Ah
Reserved
Clocks per Line [11:8]
Clocks per Line [11:0]: Number of clock cycles per line. The value written to this register represents the length of the longest line per frame.
A known timing reference based on either the internal clock reference (~6.5 MHz) or an external clock reference input (EXT_CLK) of up to
27 MHz may be selected using subaddress 1Ah.
The clocks per line value may be used to determine the horizontal frequency (fH) of the video input.
fH = clock reference frequency / clocks per line
NOTE: The Clocks per Line counter is not dependent on the H-PLL being locked.
HSYNC Width
Subaddress
3Bh
Read only
7
6
5
4
3
2
1
0
HSYNC width [7:0]
HSYNC width [7:0]: Number of clock cycles between the leading and trailing edges of the HSYNC input. A known timing reference based
on either the internal clock reference (~6.5 MHz) or an external clock reference input (EXT_CLK) of up to 27 MHz may be selected using
subaddress 1Ah.
NOTE: The HSYNC width counter is not dependent on the H-PLL being locked.
Copyright
2007–2011, Texas Instruments Incorporated
47
相关PDF资料 |
PDF描述 |
|---|---|
| TVP7002PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TWL1101PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1101PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1102PBS | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
| TWL1102PBSR | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TVP9000MZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDSR | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。