- 您现在的位置：买卖IC网 > PDF目录98307 > TVP7002PZPR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | TVP7002PZPR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封装： | GREEN, PLASTIC, HTQFP-100 |
| 文件页数： | 56/57页 |
| 文件大小： | 517K |
| 代理商： | TVP7002PZPR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页当前第56页第57页
SLES206B
– MAY 2007 – REVISED MAY 2011
Electrical Characteristics
IOVDD = 3.3 V, DVDD = 1.9 V, PLL_AVDD = 1.9 V, AVDD = 1.9 V, A33VDD = 3.3 V, TA = 0°C to 70°C (unless otherwise
noted)
PARAMETER
TEST CONDITIONS(1)
MIN
TYP
MAX
UNIT
Analog Interface
Input voltage range
By design
0.5
1
2
Vpp
ZI
Input impedance, analog video inputs
By design
500
k
Digital Logic Interface
CI
Input capacitance
By design
10
pF
ZI
Input impedance
By design
500
k
VOH
Output voltage high
IOH = 2 mA
0.8 IOVDD
V
VOL
Output voltage low
IOL = –2 mA
0.2 IOVDD
V
VOH_SCLK
DATACLK output voltage high
IOH = 4 mA
0.8 IOVDD
V
VOL_SCLK
DATACLK output voltage low
IOH = –4 mA
0.2 IOVDD
V
VIH
High-level input voltage
By design
0.7 IOVDD
V
VIL
Low-level input voltage
By design
0.3 IOVDD
V
ADCs
ADC full-scale input range
Clamp disabled
0.95
1
1.05
Vpp
ADC resolution
10-bit range
10
bits
10 bit, 110 MHz, BC = 5
–1
±0.5
+1
DNL
DC differential nonlinearity
LSB
8 bit, 162 MHz, BC = 8
–1
±0.5
+1
10 bit, 110 MHz, BC = 5
–4
±1
+4
INL
DC integral nonlinearity
LSB
8 bit, 162 MHz, BC = 8
–4
±1
+4
10 bit, 110 MHz, BC = 5
none
Missing code
8 bit, 162 MHz, BC = 8
none
SNR
Signal-to-noise ratio
10 MHz, 1 VP-P at 110 MSPS
55
dB
Analog 3-dB bandwidth
By design
350
500
MHz
Horizontal PLL
Clock jitter
500
ps
Phase adjustment
11.6
degree
VCO frequency range
By design
12
162
MHz
Analog ADC Channel
Coarse gain full-scale control range
Gain control value NG = 15
±6
dB
Coarse offset full-scale control range
Referred to 10-bit ADC output
±124
counts
Coarse offset step size
Referred to 10-bit ADC output
4
counts
Sync Processing
Internal clock reference frequency
By design
6.5
MHz
(1)
BC = ADC bias control setting in I2C register, 2Ch
8
Copyright
2007–2011, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| TVP7002PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TWL1101PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1101PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1102PBS | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
| TWL1102PBSR | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TVP9000MZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDSR | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。