- 您现在的位置：买卖IC网 > PDF目录199557 > UDA1380TT (NXP SEMICONDUCTORS) Stereo audio coder-decoder for MD, CD and MP3 PDF资料下载
参数资料
| 型号： | UDA1380TT |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 消费家电 |
| 英文描述： | Stereo audio coder-decoder for MD, CD and MP3 |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO32 |
| 封装： | 6.10 MM, 0.65 MM PITCH, PLASTIC, MO-153, SOT-487-1, TSSOP-32 |
| 文件页数： | 27/68页 |
| 文件大小： | 426K |
| 代理商： | UDA1380TT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
2004 Apr 22
33
NXP Semiconductors
Product specification
Stereo audio coder-decoder
for MD, CD and MP3
UDA1380
Table 24 Digital data output formats
11.3
Power control settings
11.3.1
POWER CONTROL SETTING BIAS CIRCUITS
Using a 1-bit value, the power control settings of the bias circuits of the ADC, AVC and FSDAC can be set. When this bit
is set to logic 0, the complete bias circuits of the analog front-end and the FSDAC are shut down. In this case, the
reference voltage disappears from the input of the ADCs and LNA and the output of the FSDAC, this can cause plops
but saves power.
Table 25 Register address 02H
Table 26 Description of register bits
SFORO2
SFORO1
SFORO0
SERIAL_FORMAT_DAO
00
0
I2S-bus (default)
0
1
LSB-justified, 16 bits
0
1
0
LSB-justified, 18 bits
0
1
LSB-justified, 20 bits
1
0
LSB-justified, 24 bits
1
0
1
MSB-justified
1
0
not used: mapped to I2S-bus
11
1
BIT
151413
12
11
10
9
8
Symbol
PON_PLL
PON_HP
PON_DAC
PON_
BIAS
Default
0
000000
BIT
7
6
543210
Symbol
EN_AVC
PON_AVC
PON_LNA
PON_
PGAL
PON_
ADCL
PON_
PGAR
PON_
ADCR
Default
0
000000
BIT
SYMBOL
DESCRIPTION
15
PON_PLL
Power-on WSPLL. When this bit is logic 0: power-off; when this bit is logic 1:
power-on. Default value 0.
14
default value 0
13
PON_HP
Power-on headphone driver. A 1-bit value to switch the headphone driver
into power-on or Power-down mode. When this bit is logic 0: headphone
driver is powered-off; when this bit is logic 1: headphone driver is powered-on.
Default value 0.
12 and 11
default value 00
10
PON_DAC
Power-on DAC. A 1-bit value to switch the DAC into power-on or
Power-down mode. In this Power-down mode the VREF (half the power supply
voltage) will remain on the FSDAC output. When this bit is logic 0: DAC is
powered-off; when this bit is logic 1: DAC is powered-on. Default value 0.
9
default value 0
相关PDF资料 |
PDF描述 |
|---|---|
| UEA1119C-HFD5-4F | 9 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
| UER100MF2XF | 100 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER, SOCKET |
| UFM101 | SURFACE MOUNT GLASS PASSIVATED SUPER FAST SILICON RECTIFIER (VOLTAGE RANGE 50 to 400 Volts CURRENT 1.0 Ampere) |
| UFM102 | SURFACE MOUNT GLASS PASSIVATED SUPER FAST SILICON RECTIFIER (VOLTAGE RANGE 50 to 400 Volts CURRENT 1.0 Ampere) |
| UFM103 | SURFACE MOUNT GLASS PASSIVATED SUPER FAST SILICON RECTIFIER (VOLTAGE RANGE 50 to 400 Volts CURRENT 1.0 Ampere) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UDA1380TT/N2 | 制造商:PHILIP 功能描述: |
| UDA1380TT/N2,512 | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| UDA1380TT/N2,518 | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| UDA1380TT-T | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| UDA1384 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Multichannel audio coder-decoder |
发布紧急采购，3分钟左右您将得到回复。