- 您现在的位置：买卖IC网 > PDF目录20614 > USB-EA-CONVZ (Analog Devices Inc)SUPPORT BOARD ADUC8XX PDF资料下载
参数资料
| 型号： | USB-EA-CONVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/68页 |
| 文件大小： | 0K |
| 描述： | SUPPORT BOARD ADUC8XX |
| 标准包装： | 1 |
| 类型： | 仿真器 |
| 适用于相关产品： | ADuC8xx |
| 所含物品： | 模块 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
REV. B
ADuC824
–26–
ADCMODE (ADC Mode Register)
Used to control the operational mode of both ADCs.
SFR Address
D1H
Power-On Default Value
00H
Bit Addressable
No
——
N
E
0
C
D
AN
E
1
C
D
A—
2
D
M1
D
M0
D
M
Table IV. ADCMODE SFR Bit Designations
Bit
Name
Description
7
—
Reserved for Future Use
6
—
Reserved for Future Use
5
ADC0EN
Primary ADC Enable
Set by the user to enable the Primary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Primary ADC in power-down mode.
4
ADC1EN
Auxiliary ADC Enable
Set by the user to enable the Auxiliary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Auxiliary ADC in power-down mode.
3
—
Reserved for Future Use
2
MD2
Primary and Auxiliary ADC Mode bits.
1
MD1
These bits select the operational mode of the enabled ADC as follows:
0
MD0
MD2
MD1
MD0
0
Power-Down Mode (Power-On Default)
0
1
Idle Mode
In Idle Mode the ADC filter and modulator are held in a reset state
although the modulator clocks are still provided.
0
1
0
Single Conversion Mode
In Single Conversion Mode, a single conversion is performed on the
enabled ADC. On completion of the conversion, the ADC data regis-
ters (ADC0H/M/L and/or ADC1H/L) are updated, the relevant flags
in the ADCSTAT SFR are written, and power-down is re-entered with
the MD2–MD0 accordingly being written to 000.
0
1
Continuous Conversion
In continuous conversion mode the ADC data registers are regularly
updated at the selected update rate (see SF register)
1
0
Internal Zero-Scale Calibration
Internal short is automatically connected to the enabled ADC(s)
1
0
1
Internal Full-Scale Calibration
Internal or External VREF (as determined by XREF0 and XREF1 bits
in ADC0/1CON) is automatically connected to the ADC input for
this calibration.
1
0
System Zero-Scale Calibration
User should connect system zero-scale input to the ADC input pins
as selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
1
System Full-Scale Calibration
User should connect system full-scale input to the ADC input pins as
selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
NOTES
1. Any change to the MD bits will immediately reset both ADCs. A write to the MD2–0 bits with no change is also treated as a reset. (See exception to this in Note 3 below.)
2. If ADC0CON is written when AD0EN = 1, or if AD0EN is changed from 0 to 1, then both ADCs are also immediately reset. In other words, the Primary ADC is
given priority over the Auxiliary ADC and any change requested on the primary ADC is immediately responded to.
3. On the other hand, if ADC1CON is written or if ADC1EN is changed from 0 to 1, only the Auxiliary ADC is reset. For example, if the Primary ADC is continuously
converting when the Auxiliary ADC change or enable occurs, the primary ADC continues undisturbed. Rather than allow the Auxiliary ADC to operate with a phase
difference from the primary ADC, the Auxiliary ADC will fall into step with the outputs of the primary ADC. The result is that the first conversion time for the
Auxiliary ADC will be delayed up to three outputs while the Auxiliary ADC update rate is synchronized to the Primary ADC.
4. Once ADCMODE has been written with a calibration mode, the RDY0/1 bits (ADCSTAT) are immediately reset and the calibration commences. On completion,
the appropriate calibration registers are written, the relevant bits in ADCSTAT are written, and the MD2–0 bits are reset to 000 to indicate the ADC is back in
power-down mode.
5. Any calibration request of the Auxiliary ADC while the temperature sensor is selected will fail to complete. Although the RDY1 bit will be set at the end of the
calibration cycle, no update of the calibration SFRs will take place and the ERR1 bit will be set.
6. Calibrations are performed at maximum SF (see SF SFR) value guaranteeing optimum calibration operation.
相关PDF资料 |
PDF描述 |
|---|---|
| RGP10KE-E3/54 | DIODE GPP 1A 800V 500NS DO-41 |
| A7NXB-1506G | CABLE D-SUB - AMN15B/AE15G/X |
| C1005C0G1H470J | CAP CER 47PF 50V 5% NP0 0402 |
| SLF6045T-220M1R1-3PF | INDUCTOR POWER 22UH 1.1A SMD |
| GBM12DRTI-S13 | CONN EDGECARD 24POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| USB-ETH ADAPTER | 制造商:DANAHER - FLUKE 功能描述:USB TO 10/100MBPS ETHERNET ADAPTER |
| USB-ETHERNET-AX88772B | 制造商:Olimex 功能描述:USB ETH ADAPTOR OLINUXINO |
| USB-EVAL | 功能描述:界面开发工具 USB products evalua- tion board unpopultd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| USBEX02 | 制造商:Distributed By MCM 功能描述:15' USB 2.0 Active Extension Cable |
| USBEXT-150 | 制造商:DigitHead Inc 功能描述:USB EXTENDER 150' |
发布紧急采购，3分钟左右您将得到回复。