参数资料
型号: V58C2256404SHUR5
厂商: PROMOS TECHNOLOGIES INC
元件分类: DRAM
英文描述: 64M X 4 DDR DRAM, PBGA60
封装: ROHS COMPLIANT, MO-233, FBGA-60
文件页数: 30/60页
文件大小: 1125K
代理商: V58C2256404SHUR5
36
V58C2256(804/404/164)SH Rev. 1.1 July 2010
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SH
AC Operating Conditions & Timing Specification
AC Operating Conditions
Note:
1. Vih(max) = 4.2V. The overshoot voltage duration is < 3ns at VDD.
2. Vil(min) = -1.5V. The undershoot voltage duration is < 3ns at VSS.
3. VID is the magnitude of the difference between the input level on CK and the input on CK.
4. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same.
Electrical Characteristics & AC Timing - Absolute Specifications
(Notes: 1-5, 14-17) ( VDDQ = +2.5V ±0.2V, VDD = +2.5V ±0.2V )
Parameter/Condition
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
VIH(AC)
VREF + 0.31
V
1
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
VIL(AC)
VREF - 0.31
V
2
Input Differential Voltage, CK and CK inputs
VID(AC)
0.7
VDDQ+0.6
V
3
Input Crossing Point Voltage, CK and CK inputs
VIX(AC)
0.5*VDDQ-0.2
0.5*VDDQ+0.2
V
4
AC CHARACTERISTICS
SYMBOL
-4
-5
-6
Units Notes
PARAMETER
MIN
MAX
MIN
MAX
MIN
MAX
Access window of DQs from CK/CK
tAC
-0.7
0.7
-0.7
0.7
-0.7
0.7
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
tCK
30
CK low-level width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
tCK
30
Clock cycle time
CL = 3
tCK (3)
4
12512612
ns
52
CL = 2.5
tCK (2.5)
5
12612612
ns
52
CL = 2
tCK (2)
7.5
12
7.5
12
7.5
12
ns
52
DQ and DM input hold time relative to DQS
tDH
0.40
0.45
ns
26,31
DQ and DM input setup time relative to DQS
tDS
0.40
0.45
ns
26,31
AUTO Precharge writerrecovery + precharge time
tDAL
---
tCK
54
DQ and DM input pulse width ( for each input )
tDIPW
1.75
ns
31
Access window of DQS from CK/CK
tDQSCK
-0.6
0.6
-0.6
0.6
-0.6
0.6
ns
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS-DQ skew, DQS to last DQ valid per group,
per access
tDQSQ
0.40
0.45
ns
25,26
Write command to first DQS latching transition
tDQSS
0.72
1.15
0.72
1.25
0.75
1.25
tCK
DQS falling edge to CK rising - setup time
tDSS
0.25
0.2
tCK
DQS falling edge from CK rising - hold time
tDSH
0.2
tCK
Half clock period
tHP
tCH,
tCL
tCH,
tCL
tCH,
tCL
ns
34
Data-out high-impedance window from CK/CK
tHZ
+0.7
ns
18
Data-out low-impedance window from CK/CK
tLZ
-0.7
+0.7
-0.7
+0.7
-0.7
+0.7
ns
18
相关PDF资料
PDF描述
V58C2256804SHLI4I 32M X 8 DDR DRAM, PDSO66
V58C2256804SHLJ6E 32M X 8 DDR DRAM, PBGA60
V58C2256804SHLS6I 32M X 8 DDR DRAM, PBGA60
V58C2256804SHLT6E 32M X 8 DDR DRAM, PDSO66
V58C2256804SHUD6E 32M X 8 DDR DRAM, PDSO66
相关代理商/技术参数
参数描述
V58C2256804S 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256804SAT-5 制造商:Mosel Vitelic Corporation 功能描述:SDRAM, DDR, 32M x 8, 66 Pin, Plastic, TSSOP
V58C265164S 制造商:MOSEL 制造商全称:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16
V58C265404S 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4
V58C265804S 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8