参数资料
型号: W25Q32DWZPIG
厂商: WINBOND ELECTRONICS CORP
元件分类: PROM
英文描述: 256K X 16 SPI BUS SERIAL EEPROM, 7.5 ns, PDSO8
封装: 6 X 5 MM, GREEN, WSON-8
文件页数: 37/82页
文件大小: 1155K
代理商: W25Q32DWZPIG
W25Q32DW
- 42 -
10.2.20 Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the
device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated
by driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0)
and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the
instruction while data is being sent to the device. The Page Program instruction sequence is shown in
Figure 19.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits)
should be set to 0. If the last address byte is not zero, and the number of clocks exceed the remaining
page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a
partial page) can be programmed without having any effect on other bytes within the same page. One
condition to perform a partial page program is that the number of clocks can not exceed the remaining
page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the
page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last
byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS is
driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC
Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may
still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program
cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions
again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register
is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by
the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.
/CS
CLK
DI
(IO
0)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (02h)
8
9
10
28
29
30
39
24-Bit Address
23
22
21
3
2
1
*
/CS
CLK
DI
(IO
0)
40
41
42
43
44
45
46
47
Data Byte 2
48
49
50
52
53
54
55
2072
7
6
5
4
3
2
1
0
51
39
0
31
0
32
33
34
35
36
37
38
Data Byte 1
7
6
5
4
3
2
1
*
Mode 0
Mode 3
Data Byte 3
2073
2074
2075
2076
2077
2078
2079
0
Data Byte 256
*
7
6
5
4
3
2
1
0
*
7
6
5
4
3
2
1
0
*
= MSB
*
Figure 19a. Page Program Instruction (SPI Mode)
相关PDF资料
PDF描述
WF128K32N-150H1M 512K X 8 FLASH 12V PROM MODULE, 150 ns, CHIP66
WF128K32-200G4C 512K X 8 FLASH 12V PROM MODULE, 200 ns, CQFP68
WF128K16-120CC5 128K X 16 FLASH 5V PROM MODULE, 120 ns, DMA40
WMF2M8-150DLI5A 2M X 8 FLASH 5V PROM, 150 ns, CDSO44
WS57C45-25T 2K X 8 UVPROM, 25 ns, CDIP24
相关代理商/技术参数
参数描述
W25Q32DWZPIG TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 104MHZ 8WSON
W25Q32DWZPIP 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32FVSFIG 功能描述:IC FLASH SPI 32MBIT 16SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:4.5M(256K x 18) 速度:133MHz 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x20) 包装:托盘
W25Q32FVSSIG 制造商:Winbond Electronics Corp 功能描述:Flash Serial-SPI 3V/3.3V 32Mbit 4M x 8bit 8.5ns 8-Pin SOIC 制造商:Winbond Electronics Corp 功能描述:32MB F VERSIOB SPI FLASH 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 104MHZ 8SOIC
W25Q32FVSSIG TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 104MHZ 8SOIC