参数资料
型号: W25Q32DWZPIG
厂商: WINBOND ELECTRONICS CORP
元件分类: PROM
英文描述: 256K X 16 SPI BUS SERIAL EEPROM, 7.5 ns, PDSO8
封装: 6 X 5 MM, GREEN, WSON-8
文件页数: 57/82页
文件大小: 1155K
代理商: W25Q32DWZPIG
W25Q32DW
- 60 -
10.2.35 Erase Security Registers (44h)
The W25Q32DW offers four 256-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other
important information separately from the main memory array.
The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable
instruction must be executed before the device will accept the Erase Security Register Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the four security registers.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #0*
00h
0 0 0 0
Don’t Care
Security Register #1
00h
0 0 0 1
0 0 0 0
Don’t Care
Security Register #2
00h
0 0 1 0
0 0 0 0
Don’t Care
Security Register #3
00h
0 0 1 1
0 0 0 0
Don’t Care
* Please note that Security Register 0 is Reserved by Winbond for future use. It is
recommended to use Security registers 1- 3 before using register 0.
The Erase Security Register instruction sequence is shown in Figure 34. The /CS pin must be driven high
after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed.
After /CS is driven high, the self-timed Erase Security Register operation will commence for a time
duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read
Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is
a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch
(WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-0) in the Status
Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the
corresponding security register will be permanently locked, Erase Security Register instruction to that
register will be ignored (See 11.1.9 for detail descriptions).
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (44h)
High Impedance
8
9
29
30
31
24-Bit Address
23
22
2
1
0
*
Mode 0
Mode 3
= MSB
*
Figure 34. Erase Security Registers Instruction (SPI Mode only)
相关PDF资料
PDF描述
WF128K32N-150H1M 512K X 8 FLASH 12V PROM MODULE, 150 ns, CHIP66
WF128K32-200G4C 512K X 8 FLASH 12V PROM MODULE, 200 ns, CQFP68
WF128K16-120CC5 128K X 16 FLASH 5V PROM MODULE, 120 ns, DMA40
WMF2M8-150DLI5A 2M X 8 FLASH 5V PROM, 150 ns, CDSO44
WS57C45-25T 2K X 8 UVPROM, 25 ns, CDIP24
相关代理商/技术参数
参数描述
W25Q32DWZPIG TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 104MHZ 8WSON
W25Q32DWZPIP 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q32FVSFIG 功能描述:IC FLASH SPI 32MBIT 16SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:4.5M(256K x 18) 速度:133MHz 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x20) 包装:托盘
W25Q32FVSSIG 制造商:Winbond Electronics Corp 功能描述:Flash Serial-SPI 3V/3.3V 32Mbit 4M x 8bit 8.5ns 8-Pin SOIC 制造商:Winbond Electronics Corp 功能描述:32MB F VERSIOB SPI FLASH 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 104MHZ 8SOIC
W25Q32FVSSIG TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 104MHZ 8SOIC